Transmission gate-based spin-transfer torque memory unit
View Patent ↗A transmission gate-based spin-transfer torque memory unit is described. The memory unit includes a magnetic tunnel junction data cell electrically coupled to a bit line and a source line. A NMOS transistor is in parallel electrical connection with a PMOS transistor and they are electrically connected with the source line and the magnetic tunnel junction data cell. The magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state by passing a polarized write current through the magnetic tunnel junction data cell. The PMOS transistor and the NMOS transistor are separately addressable so that a first write current in a first direction flows through the PMOS transistor and a second write current in a second direction flows through the NMOS transistor.
1. A memory unit comprising:
a magnetic tunnel junction data cell electrically coupled to a bit line and a source line, the magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state by passing a polarized write current through the magnetic tunnel junction data cell; and
a NMOS transistor in parallel electrical connection with a PMOS transistor, the NOMS transistor and the PMOS transistor electrically connected with the source line and the magnetic tunnel junction data cell, the PMOS transistor and the NMOS transistor are separately addressable so that a first write current in a first direction flows through the PMOS transistor and a second write current in a second direction flows through the NMOS transistor.
2. A memory unit according to claim 1 , wherein the NMOS transistor comprises a NMOS gate electrode electrically coupled to a first word line, and the PMOS transistor comprises a PMOS gate electrode electrically coupled to a second word line and the first word line is separately addressable from the second word line.
3. A memory unit according to claim 1 , wherein the spin-transfer torque memory unit has a symmetric driving ability for the first write current and the second write current.
4. A memory unit according to claim 1 , wherein the spin-transfer torque memory unit has a symmetric driving ability for the first write current and the second write current when a voltage of 1.5V or less is applied across the spin-transfer torque memory unit.
5. A memory unit according to claim 1 , wherein the PMOS transistor is body biased.
6. A memory unit according to claim 1 , wherein the NMOS transistor comprises a NMOS gate electrode having a gate length value of 0.13 micrometer or less.
7. A memory unit according to claim 1 , wherein the NMOS transistor comprises a NMOS gate electrode having a gate length value in a range from 0.032 micrometer to 0.10 micrometer and the spin-transfer torque memory unit has a symmetric driving ability for the first write current of 1.5V or less and the second write current of −1.5V or less.
8. A spin-transfer torque memory unit comprising:
a bit line;
a source line;
a magnetic tunnel junction data cell electrically coupled to the bit line and the source line, the magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state by passing a polarized write current through the magnetic tunnel junction data cell; and
a transmission gate electrically between the source line and the magnetic tunnel junction data cell, the transmission gate comprising:
a NMOS transistor in parallel electrical connection with a PMOS transistor, the PMOS transistor and the NMOS transistor are separately addressable so that a first write current in a first direction flows through the PMOS transistor and not the NMOS transistor and a second write current in a second direction flows through the NMOS transistor and not the PMOS transistor.
9. A spin-transfer torque memory unit according to claim 8 , wherein the NMOS transistor comprises a NMOS gate electrode electrically coupled to a first word line, and the PMOS transistor comprises a PMOS gate electrode electrically coupled to a second word line and the first word line is separately addressable from the second word line.
10. A spin-transfer torque memory unit according to claim 8 , wherein the spin-transfer torque memory unit has a symmetric driving ability for the first write current and the second write current.
11. A spin-transfer torque memory unit according to claim 8 , wherein the spin-transfer torque memory unit has a symmetric driving ability for the first write current and the second write current when a voltage of 1.5V or less is applied across the spin-transfer torque memory unit.
12. A spin-transfer torque memory unit according to claim 8 , wherein the PMOS transistor is body biased.
13. A spin-transfer torque memory unit according to claim 8 , wherein the NMOS transistor comprises a NMOS gate electrode having a gate length value of 0.13 micrometer or less.
14. A spin-transfer torque memory unit according to claim 13 , wherein spin-transfer torque memory unit has a symmetric driving ability for the first write current of 1.5V or less and the second write current of −1.5V or less.
15. A spin-transfer torque memory unit comprising:
a bit line;
a source line;
a magnetic tunnel junction data cell comprising a ferromagnetic free layer and a ferromagnetic reference layer separated by a oxide barrier layer, the magnetic tunnel junction data cell electrically coupled to the bit line and the source line, the magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state by passing a polarized write current through the magnetic tunnel junction data cell; and
a transmission gate electrically between the source line and the magnetic tunnel junction data cell, the transmission gate comprising:
a NMOS transistor in parallel electrical connection with a PMOS transistor, the NMOS transistor comprising a NMOS gate electrode and the PMOS transistor comprising a PMOS gate electrode;
a first word line is electrically coupled to the NMOS gate electrode; and
a second word line is electrically coupled to the PMOS gate electrode, the second word line being electrically isolated from the first word line;
wherein, the spin-transfer torque memory unit is configured so that a first write current in a first direction flows through the PMOS transistor and not the NMOS transistor and a second write current in a second direction flows through the NMOS transistor and not the PMOS transistor.
16. A spin-transfer torque memory unit according to claim 15 , wherein the spin-transfer torque memory unit has a symmetric driving ability for the first write current and the second write current.
17. A spin-transfer torque memory unit according to claim 15 , wherein the spin-transfer torque memory unit has a symmetric driving ability for the first write current and the second write current when a voltage of 1.5V or less is applied across the spin-transfer torque memory unit.
18. A spin-transfer torque memory unit according to claim 15 , wherein the PMOS transistor is body biased.
19. A spin-transfer torque memory unit according to claim 15 , wherein the NMOS transistor comprises a NMOS gate electrode having a gate length value of 0.13 micrometer or less.
20. A spin-transfer torque memory unit according to claim 19 , wherein spin-transfer torque memory unit has a symmetric driving ability for the first write current of 1.5V or less and the second write current of −1.5V or less.