Synthesized logic replacement
View Patent ↗Disclosed is a method of improving a synthesized circuit design comprising searching the synthesized circuit design for a first instance of a first pattern of gates. The first instance is removed from the synthesized circuit design. The first instance is replaced with a non-synthesized cell. A method of altering a multiplexer implementation comprises receiving a netlist that describes a synthesized logic circuit design. Parsing the netlist to detect a first instance of a first pattern of gates that implements a first multiplexer. The first instance is replaced in the netlist with a technology implementation of the first multiplexer.
1. A method of improving a synthesized circuit design, comprising:
searching, by a computer, said synthesized circuit design for a first instance of a first synthesized pattern of gates;
removing, by said computer, said first instance from said synthesized circuit design; and,
replacing, by said computer, said first instance with a first non-synthesized cell.
2. The method of claim 1 , wherein said first synthesized pattern of gates implements a multiplexer logic operation and said first non-synthesized cell implements a multiplexer function.
3. The method of claim 2 , wherein said first synthesized pattern of gates comprises a 2:2 AND-OR gate with a first signal connected to a first AND function logic input and a complement of said first signal connected to second AND function logic input.
4. The method of claim 2 , wherein said first synthesized pattern of gates comprises a plurality of 2:2 AND-OR gates comprised of at least a first 2:2 AND-OR gate having an output that is connected to an AND function logic input of a second 2:2 AND-OR gate.
5. The method of claim 1 , further comprising:
mapping, by said computer, said first synthesized pattern of gates to said first non-synthesized cell.
6. The method of claim 1 , further comprising:
searching, by said computer, said synthesized circuit design for a second instance of a second synthesized pattern of gates that includes said first synthesized pattern of gates;
mapping, by said computer, said second synthesized pattern of gates to a second non-synthesized cell;
replacing, by said computer, said first instance and said second instance with said second non-synthesized cell.
7. The method of claim 6 , wherein said second synthesized pattern of gates implements a multiplexer function with a number of inputs that is greater than two.
8. The method of claim 7 , wherein said second synthesized pattern of gates includes cascaded AND-OR logic functions.
9. A method of altering a multiplexer implementation, comprising:
receiving, by a computer, a netlist that describes a synthesized logic circuit design;
parsing, by said computer, said netlist to detect a first instance of a first synthesized pattern of gates that implements a first multiplexer; and,
replacing, by said computer, in said netlist, said first instance with a technology implementation of said first multiplexer.
10. The method of claim 9 , wherein said first synthesized pattern of gates comprises a 2:2 AND-OR gate and an inverter.
11. The method of claim 9 , wherein said first synthesized pattern of gates comprises a plurality of cascaded AND-OR logic functions.
12. The method of claim 9 , wherein said first multiplexer has more than two data inputs and at least two control inputs.
13. The method of claim 9 , further comprising:
receiving, by said computer, a mapping that relates said first synthesized pattern of gates to said technology implementation.
14. The method of claim 9 , further comprising:
parsing, by said computer, said netlist to detect a second instance of a second synthesized pattern of gates that implements a second multiplexer comprising said first multiplexer; and,
replacing, by said computer, in said netlist, said second instance with a technology implementation of said second multiplexer.
15. A non-transitory computer readable medium having instructions stored thereon for altering a multiplexer implementation that, when executed by a computer, at least direct the computer to:
receive a netlist that describes a synthesized logic circuit design;
parse said netlist to detect a first instance of a first synthesized pattern of gates that implements a first multiplexer; and,
replace, in said netlist, said first instance with a technology implementation of said first multiplexer.
16. The non-transitory computer readable medium of claim 15 , wherein said first synthesized pattern of gates comprises a 2:2 AND-OR gate and an inverter.
17. The non-transitory computer readable medium of claim 15 , wherein said first synthesized pattern of gates comprises a plurality of cascaded AND-OR logic functions.
18. The non-transitory computer readable medium of claim 15 , wherein said first multiplexer has more than two data inputs and at least two control inputs.
19. The non-transitory computer readable medium of claim 15 , wherein the computer is further directed to:
receive a mapping that relates said first synthesized pattern of gates to said technology implementation.
20. The non-transitory computer readable medium of claim 15 , wherein the computer is further directed to:
parse said netlist to detect a second instance of a second synthesized pattern of gates that implements a second multiplexer comprising said first multiplexer; and,
replace, in said netlist, said second instance with a technology implementation of said second multiplexer.