IP Library Granted Patent US 8,156,454
Granted Patent B2
US 8,156,454 · App. 12/201,575 · Granted Apr 10, 2012

Virtual data representation through selective bidirectional translation

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,156,454
App. No.
12/201,575
Granted
Apr 10, 2012
Kind
B2
Abstract

A computer-aided circuit design application has a virtual node feature and a design tool. The virtual node feature is adapted to access design specification information in a first data format and to represent the accessed design specification information as a virtual data node object within a list of node objects in a second data format. The design tool is operable on the list of node objects and the virtual data node object.

Claims (14)

1. A system for producing a circuit design, the system comprising:

a circuit design file in a first file format comprising a plurality of nodes representing data in files having respective file formats, including a virtual data node representative of data contained in a native file having a native file format; and

a design tool adapted to process the circuit design file by accessing the data in the files through the plurality of nodes, wherein the design tool is adapted to directly access the data contained in the native file through the virtual data node, translate the data contained in the native file from the native file format to the first file format and merge the accessed data into the design file,

wherein the design tool comprises a virtual node feature adapted to virtualize data in the virtual data node and to access selected data in the native file format for populating the virtual data node, and

wherein the virtual node feature further comprises a schema adapted to use software routines for translating between the native file format and the first file format to translate portions of native file data as needed.

2. The system of claim 1 wherein the virtual node feature further comprises:

schema adapted to validate modified data in the first file format against data in the native file format if translated data accessed from the native data is altered by the design tool.

3. The system of claim 1 wherein the virtual data node comprises:

a reference to at least one software routine for translating between the native file format and the first file format.

4. The system of claim 1 wherein the design tool is adapted to process multiple virtual data nodes in the design file.

5. The system of claim 1 wherein the first file format comprises an extensible markup language format.

6. The system of claim 5 , wherein the native file format is different from the extensible markup language format.

7. The system of claim 1 , wherein the design tool is further adapted to modify the data accessed through the virtual data node, translate the modified data from the first file format to the native file format and update the data contained in the native data file.

8. The system of claim 1 , wherein the virtual data node is configured to enable the design tool to access the data contained in the native file without converting the native file from the native file format to the first file format.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Apr 15, 2022
From: CORTLAND CAPITAL MARKET SERVICES LLC
To: HILCO PATENT ACQUISITION 56, LLC; BELL SEMICONDUCTOR, LLC; BELL NORTHERN RESEARCH, LLC
Reel/Frame 059720/0223 →
SECURITY INTEREST Recorded Feb 1, 2018
From: HILCO PATENT ACQUISITION 56, LLC; BELL SEMICONDUCTOR, LLC; BELL NORTHERN RESEARCH, LLC
To: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERAL AGENT
Reel/Frame 045216/0020 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2017
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.; BROADCOM CORPORATION
To: BELL SEMICONDUCTOR, LLC
Reel/Frame 044887/0109 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: LSI CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035390/0388 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →