IP Library Granted Patent US 7,838,406
Granted Patent B2
US 7,838,406 · App. 12/343,998 · Granted Nov 23, 2010

SONOS-NAND device having a storage region separated between cells

Assignee: Spansion LLC
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,838,406
App. No.
12/343,998
Granted
Nov 23, 2010
Kind
B2
Abstract

The present invention is a semiconductor device including a semiconductor substrate having a trench, a first insulating film provided on side surfaces of the trench, a second insulating film of a material different from the first insulating film provided to be embedded in the trench, a word line provided extending to intersect with the trench above the semiconductor substrate, a gate insulating film of a material different from the first insulating film separated in an extending direction of the word line by the trench and provided under a central area in a width direction of the word line, and a charge storage layer separated in the extending direction of the word line by the trench and provided under both ends in the width direction of the word line to enclose the gate insulating film, and a method for manufacturing the same.

Claims (28)

1. A semiconductor device comprising:

a semiconductor substrate, the semiconductor substrate having a trench;

a first insulating film provided on a plurality of surfaces of the trench;

a second insulating film provided to be embedded in the trench;

a word line intersecting with the trench above the semiconductor substrate;

a gate insulating film separated from the word line by the trench and provided under a central area in a width direction of the word line on the semiconductor substrate; and

a charge storage layer separated in the direction of the word line by the trench and provided under the word line on the semiconductor substrate so as to enclose the gate insulating film.

2. The semiconductor device according to claim 1 , wherein the first insulating film is provided on a plurality of side surfaces of the trench.

3. The semiconductor device according to claim 1 , wherein the second insulating film is composed of a material different from that of the first insulating film

4. The semiconductor device according to claim 1 , wherein the gate insulating film is composed of a material different from that of the first insulating film

5. The semiconductor device according to claim 1 , wherein an upper surface of the first insulating film is provided below a lower surface of the charge storage layer.

6. The semiconductor device according to claim 1 , wherein an oxide film is provided on the first insulating film.

7. The semiconductor device according to claim 5 , wherein the charge storage layer is separated by the oxide film.

8. The semiconductor device according to claim 1 , wherein

an upper surface of the first insulating film is provided above an upper surface of the charge storage layer, and

the charge storage layer is separated by the first insulating film.

9. The semiconductor device according to claim 1 , wherein an upper surface of the second insulating film is provided above an upper surface of the charge storage layer.

10. The semiconductor device according to claim 1 , wherein

the charge storage layer is composed of a material different from that of the first insulating film.

11. A semiconductor device comprising:

a semiconductor substrate, the semiconductor substrate having a trench;

a first insulating film provided on a plurality of side surfaces of the trench;

a second insulating film provided to be embedded in the trench;

a word line intersecting with the trench above the semiconductor substrate;

a gate insulating film separated from the word line by the trench and provided under a central area in a width direction of the word line on the semiconductor substrate; and

a charge storage layer separated in the direction of the word line by the trench and provided under the word line on the semiconductor substrate so as to enclose the gate insulating film,

wherein the second insulating film is composed of a material different from that of the first insulating film, and

wherein the gate insulating film is composed of a material different from that of the first insulating film.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
RELEASE OF SECURITY INTEREST Recorded May 7, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 049109/0573 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2019
From: CYPRESS SEMICONDUCTOR CORPORATION
To: LONGITUDE FLASH MEMORY SOLUTIONS LTD.
Reel/Frame 049086/0803 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 1, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036050/0001 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 12, 2009
From: MARUYAMA, TAKAYUKI; INOUE, FUMIHIKO
To: SPANSION LLC
Reel/Frame 022252/0493 →
Priority Claims (1)
JP 2007-339663 · Dec 28, 2007 · national
Continuity (1)
Related Publication 20100001336A1 · Jan 7, 2010