IP Library Granted Patent US 8,102,286
Granted Patent B2
US 8,102,286 · App. 12/899,229 · Granted Jan 24, 2012

Capacitive keyboard with non—locking reduced keying ambiguity

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,102,286
App. No.
12/899,229
Granted
Jan 24, 2012
Kind
B2
Abstract

Keyboards, keypads and other data entry devices can suffer from a keying ambiguity problem. In a small keyboard, for example, a user's finger is likely to overlap from a desired key to onto adjacent ones. An iterative method of removing keying ambiguity from a keyboard comprising an array of capacitive keys involves measuring a signal strength associated with each key in the array, comparing the measured signal strengths to find a maximum, determining that the key having the maximum signal strength is the unique user-selected key, and maintaining that selection until either the initially selected key's signal strength drops below some threshold level or a second key's signal strength exceeds the first key's signal strength.

Claims (32)

1. A key panel comprising:

a plurality of keys; and

control logic operatively coupled to the plurality of keys, the control logic being configured to detect a sensor value of an inactive key surpassing a sensor value of an active key by a select amount and assigning the inactive key as the active key, wherein the key assignment is biased in favor of the currently active key by increasing sensor values of the currently active key.

2. The key panel of claim 1 , wherein the control logic comprises a microcontroller.

3. The key panel of claim 1 , wherein the control logic is further configured to iteratively detect the sensor value of an inactive key surpassing a sensor value of an active key by a select amount and assigning the inactive key as the active key.

4. The key panel of claim 1 , wherein the sensor values are counted and the selected amount is a predetermined amount.

5. The key panel of claim 1 , wherein the control logic is further configured to designate an active key as inactive when its corresponding sensor value falls below a hysteresis value.

6. The key panel of claim 1 , further comprising a guard ring disposed around at least one of the plurality of keys.

7. The key panel of claim 1 , wherein at least one of the plurality of keys comprises a capacitive proximity sensor.

8. The key panel of claim 1 , wherein the control logic is further configured to select a key as a function of sensor values when there is no previously determined selected key.

9. A key panel comprising:

a plurality of keys; and

control logic operatively coupled to the plurality of keys, the control logic being configured to detect a sensor value of an inactive key surpassing a sensor value of an active key by a select amount and assigning the inactive key as the active key, wherein the key assignment is biased in favor of the currently active key by decreasing sensor values of inactive keys.

10. A method, comprising:

detecting, by a control logic of a key panel comprising a plurality of keys, a sensor value of an inactive key of the key panel surpassing a sensor value of an active key by a select amount and;

assigning the inactive key as the active key, wherein key assignment is biased in favor of the currently active key by increasing sensor values of the currently active key.

11. The method of claim 10 , wherein the detecting and assigning are performed iteratively such that the active key assignment is biased as a function of a currently active key.

12. The method of claim 10 , wherein the sensor values are counted and the selected amount is a predetermined count.

13. The method of claim 10 , further comprising designating an active key as inactive when its corresponding sensor value falls below a hysteresis value.

14. The key panel of claim 9 , wherein the control logic comprises a microcontroller.

15. The key panel of claim 9 , wherein the control logic is further configured to iteratively detect the sensor value of an inactive key surpassing a sensor value of an active key by a select amount and assigning the inactive key as the active key.

16. The key panel of claim 9 , wherein the sensor values are counted and the selected amount is a predetermined amount.

17. The key panel of claim 9 , wherein the control logic is further configured to designate an active key as inactive when its corresponding sensor value falls below a hysteresis value.

18. The key panel of claim 9 , further comprising a guard ring disposed around at least one of the plurality of keys.

19. The key panel of claim 9 , wherein at least one of the plurality of keys comprises a capacitive proximity sensor.

20. The key panel of claim 9 , wherein the control logic is further configured to select a key as a function of sensor values when there is no previously determined selected key.

21. A method, comprising:

detecting, by a control logic of a key panel comprising a plurality of keys, a sensor value of an inactive key of the key panel surpassing a sensor value of an active key by a select amount and;

assigning the inactive key as the active key, wherein key assignment is biased in favor of the currently active key by decreasing sensor values of inactive keys.

22. The method of claim 21 , wherein the detecting and assigning are performed iteratively such that the active key assignment is biased as a function of a currently active key.

23. The method of claim 21 , wherein the sensor values are counted and the selected amount is a predetermined count.

24. The method of claim 21 , further comprising designating an active key as inactive when its corresponding sensor value falls below a hysteresis value.

Assignments (13)
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 28, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: ATMEL CORPORATION
Reel/Frame 059262/0105 →
RELEASE OF SECURITY INTEREST Recorded Feb 25, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059333/0222 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 14, 2019
From: PHILLIP, HARALD
To: QRG LIMITED
Reel/Frame 049169/0951 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 5, 2019
From: MICROCHIP TECHNOLOGY INC.; ATMEL CORPORATION; MICROCHIP TECHNOLOGY GERMANY GMBH
To: NEODRÓN LIMITED
Reel/Frame 048259/0840 →
RELEASE OF SECURITY INTEREST IN CERTAIN PATENT RIGHTS Recorded Dec 21, 2018
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; ATMEL CORPORATION
Reel/Frame 047976/0884 →
RELEASE OF SECURITY INTEREST IN CERTAIN PATENT RIGHTS Recorded Dec 21, 2018
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; ATMEL CORPORATION
Reel/Frame 047976/0937 →
SECURITY INTEREST Recorded Sep 18, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 047103/0206 →
SECURITY INTEREST Recorded Jun 25, 2018
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 046426/0001 →
SECURITY INTEREST Recorded Feb 10, 2017
From: ATMEL CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 041715/0747 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL Recorded Apr 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: ATMEL CORPORATION
Reel/Frame 038376/0001 →
PATENT SECURITY AGREEMENT Recorded Jan 3, 2014
From: ATMEL CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRATIVE AGENT
Reel/Frame 031912/0173 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 18, 2010
From: QRG LIMITED
To: ATMEL CORPORATION
Reel/Frame 025370/0803 →