IP Library Granted Patent US 8,456,196
Granted Patent B2
US 8,456,196 · App. 13/012,645 · Granted Jun 4, 2013

High-speed comparator

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,456,196
App. No.
13/012,645
Granted
Jun 4, 2013
Kind
B2
Abstract

Methods, systems, and devices are described for providing voltage comparison adapted to operate at high-speeds and over a relatively large range of supply voltages.

Claims (45)

1. A high-speed comparator, comprising:

an input stage having a gain bias voltage generator and a gain stage module, the gain stage module being driven by a gain bias voltage generated by the gain bias voltage generator, wherein the input stage is configured to receive an input voltage signal and amplify the input voltage signal to generate an amplified voltage signal;

a decision stage, coupled with the input stage and configured to receive the amplified voltage signal and level shift the amplified voltage signal to generate a level-shifted voltage signal; and

an output stage, coupled with the decision stage and configured to receive the level-shifted voltage signal and amplify the level-shifted voltage signal to generate an output voltage signal.

2. The high-speed comparator of claim 1 , wherein the input voltage signal is a small signal voltage.

3. The high-speed comparator of claim 1 , wherein the input stage comprises a plurality of cascaded gain stage modules.

4. The high-speed comparator of claim 1 , wherein the decision stage comprises a level shifter module.

5. The high-speed comparator of claim 1 , wherein the output stage comprises an output amplifier, and the output voltage signal is an active CMOS level output voltage signal.

6. The high-speed comparator of claim 1 , further comprising a level bias voltage generator coupled with at least one of the decision stage or the output stage.

7. The high-speed comparator of claim 6 , wherein the decision stage and/or the output stage is driven at least partially by a level bias voltage generated by the level bias voltage generator.

8. The high-speed comparator of claim 1 , wherein the level-shifted voltage signal comprises a positive level-shifted voltage signal and a negative level-shifted voltage signal.

9. The high-speed comparator of claim 1 , wherein the gain bias voltage generator is configured to actively regulate a current source in the gain stage module by driving the current source with the gain bias voltage.

10. The high-speed comparator of claim 1 , wherein the decision stage has a level bias voltage generator configured to generate a level bias voltage independent from the gain bias voltage, and to actively regulate a current source in the decision stage by driving the current source with the level bias voltage.

11. A method for providing high-speed comparator functionality, comprising:

receiving an input voltage signal at a comparator input stage comprising at least one actively regulated high-speed gain stage;

using the at least one actively regulated high-speed gain stage to generate, from the input voltage signal, an amplified voltage signal for use by a comparator decision stage;

receiving the amplified voltage signal at the comparator decision stage;

level shifting the amplified voltage signal to generate a drive signal at the comparator decision stage, the drive signal being configured to drive a comparator output stage

receiving the drive signal at the comparator output stage; and

generating an output voltage signal at the comparator output stage as a function of the drive signal.

12. The method of claim 11 , further comprising:

generating a gain bias voltage;

actively regulating a current source by driving the current source with the gain bias voltage; and

driving the at least one actively regulated high-speed gain source with the actively regulated current source.

13. The method of claim 11 , further comprising:

generating a level bias voltage;

and using the level bias voltage to drive at least one of the comparator decision stage or the comparator output stage.

14. The method of claim 11 , wherein the drive signal comprises a positive level-shifted voltage signal and a negative level-shifted voltage signal.

15. The method of claim 11 , further comprising:

generating a level bias;

actively regulating a current source by driving the current source with the level bias voltage; and

driving the comparator decision stage with the actively regulated current source.

16. A method for providing comparator functionality, comprising:

receiving an input voltage signal in a first stage of a comparator;

generating a bias voltage in the first stage;

amplifying the input voltage signal to produce an amplified voltage signal by actively regulating the first stage with the bias voltage;

level shifting, in a second stage of the comparator, the amplified voltage signal to produce a level-shifted voltage signal; and

amplifying, in a third stage of the comparator, the level-shifted voltage signal to produce an output voltage signal.

17. The method of claim 16 , wherein the level-shifted voltage signal comprises a positive level-shifted voltage signal and a negative level-shifted voltage signal.

18. The method of claim 16 , wherein actively regulating the first stage with the bias voltage comprises:

actively regulating one or more current sources in the first stage by driving the one or more current sources with the bias voltage.

19. The method of claim 16 , wherein the bias voltage is a first bias voltage, the method comprising:

generating a second bias voltage independent from the first bias voltage;

actively regulating a current source by driving the current source with the second bias voltage; and

driving the second stage with the actively regulated current source.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded May 29, 2018
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MICROSEMI CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.), INC.; MICROSEMI FREQUENCY AND TIME CORPORATION; MICROSEMI COMMUNICATIONS, INC.; MICROSEMI SOC CORP.; MICROSEMI CORP. - POWER PRODUCTS GROUP; MICROSEMI CORP. - RF INTEGRATED SOLUTIONS
Reel/Frame 046251/0391 →
PATENT SECURITY AGREEMENT Recorded Feb 3, 2016
From: MICROSEMI CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.) INC. (F/K/A LEGERITY, INC., ZARLINK SEMICONDUCTOR (V.N.) INC., CENTELLAX, INC., AND ZARLINK SEMICONDUCTOR (U.S.) INC.); MICROSEMI FREQUENCY AND TIME CORPORATION (F/K/A SYMMETRICON, INC.); MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMICONDUCTOR CORPORATION); MICROSEMI SOC CORP. (F/K/A ACTEL CORPORATION); MICROSEMI CORP. - POWER PRODUCTS GROUP (F/K/A ADVANCED POWER TECHNOLOGY INC.); MICROSEMI CORP. - RF INTEGRATED SOLUTIONS (F/K/A AML COMMUNICATIONS, INC.)
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037691/0697 →
RELEASE OF SECURITY INTEREST Recorded Jan 19, 2016
From: BANK OF AMERICA, N.A.
To: MICROSEMI CORPORATION; MICROSEMI CORP.-ANALOG MIXED SIGNAL GROUP, A DELAWARE CORPORATION; MICROSEMI SOC CORP., A CALIFORNIA CORPORATION; MICROSEMI SEMICONDUCTOR (U.S.) INC., A DELAWARE CORPORATION; MICROSEMI FREQUENCY AND TIME CORPORATION, A DELAWARE CORPORATION; MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMICONDUCTOR CORPORATION), A DELAWARE CORPORATION; MICROSEMI CORP.-MEMORY AND STORAGE SOLUTIONS (F/K/A WHITE ELECTRONIC DESIGNS CORPORATION), AN INDIANA CORPORATION
Reel/Frame 037558/0711 →
NOTICE OF SUCCESSION OF AGENCY Recorded Apr 9, 2015
From: ROYAL BANK OF CANADA (AS SUCCESSOR TO MORGAN STANLEY & CO. LLC)
To: BANK OF AMERICA, N.A., AS SUCCESSOR AGENT
Reel/Frame 035657/0223 →
SUPPLEMENTAL PATENT SECURITY AGREEMENT Recorded Nov 11, 2011
From: MICROSEMI CORPORATION; MICROSEMI CORP. - ANALOG MIXED SIGNAL GROUP; MICROSEMI CORP. - MASSACHUSETTS; ACTEL CORPORATION
To: MORGAN STANLEY & CO. LLC
Reel/Frame 027213/0611 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 20, 2011
From: ASIC ADVANTAGE INC.
To: MICROSEMI CORPORATION
Reel/Frame 027096/0222 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 5, 2011
From: OCHI, SAM SEIICHIRO
To: ASIC ADVANTAGE INC.
Reel/Frame 026230/0326 →