IP Library Granted Patent US 8,765,552
Granted Patent B2
US 8,765,552 · App. 13/861,613 · Granted Jul 1, 2014

Non-volatile storage having a connected source and well

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,765,552
App. No.
13/861,613
Granted
Jul 1, 2014
Kind
B2
Abstract

A non-volatile storage device is disclosed that includes a set of connected non-volatile storage elements formed on a well, a bit line contact positioned in the well, a source line contact positioned in the well, a bit line that is connected to the bit line contact, and a source line that is connected to the source line contact and the well.

Claims (19)

1. A method for fabricating non-volatile storage, comprising:

forming a first dielectric layer on a well;

forming a first gate layer on said first dielectric layer;

forming a second dielectric layer on said first gate layer;

forming a second gate layer on said second dielectric layer;

creating source/drain regions, bit line contacts and source line contacts in said well;

creating bit lines that connect to said bit line contacts and that do not connect to said well; and

creating a source line that connects to said source line contacts and connects to said well.

2. A method according to claim 1 , wherein:

said creating bit lines comprises forming conductive lines that terminate at said bit line contacts.

3. A method according to claim 1 :

said creating a source line includes forming a conductive line that passes through said source line contacts and protrudes into said well.

4. A method according to claim 1 , wherein:

said creating a source line includes forming a conductive line that extends into said source line contacts and extends into said well.

5. A method according to claim 4 , wherein:

said forming a first dielectric layer, forming a first gate layer, forming a second dielectric layer, forming a second gate layer, and creating source/drain regions comprises creating a set of NAND strings that each have its own source line contact and bit line contact; and

said creating said source line comprises adding a conductive line that connects to each source line contact for said set of NAND strings.

6. The method of claim 1 wherein the non-volatile storage is a three dimensional memory structure.

7. The method of claim 1 wherein the non-volatile storage is a three dimensional memory array.

Assignments (3)
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →