IP Library Granted Patent US 8,866,231
Granted Patent B2
US 8,866,231 · App. 14/152,681 · Granted Oct 21, 2014

Nitride semiconductor device

Inventors: Kazuhiro Kaibara (Osaka, JP); Yoshiharu Anda (Osaka, JP)
Assignee: Panasonic Corporation
H01L23/528H01L29/812H01L2924/0002H01L23/5226H01L29/7787H01L29/41758H01L23/4824H01L29/42356
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,866,231
App. No.
14/152,681
Granted
Oct 21, 2014
Kind
B2
Abstract

A nitride semiconductor device includes: first electrode interconnect layers extending in parallel with one another over the nitride semiconductor layer and divided by areas extending across a longitudinal direction of the first electrode interconnect layers; first gate electrodes extending along the first electrode interconnect layers; first gate electrode connecting interconnects extending in associated ones of the areas dividing the first electrode interconnect layers and being in connection to the first gate electrodes; first electrode connecting interconnects formed above the first gate electrode connecting interconnects and being in connection to the first electrode interconnect layers; a first electrode upper interconnects formed on the first electrode connecting interconnects with an interconnect insulating film interposed therebetween, and being in connection to the first electrode connecting interconnects through associated ones of openings of the interconnect insulating film.

Claims (44)

1. A nitride semiconductor device, comprising:

a substrate;

a nitride semiconductor layer formed over the substrate and including an active region;

first electrode interconnect layers extending in parallel with one another over the active region of the nitride semiconductor layer and divided by areas extending on the nitride semiconductor layer across a longitudinal direction of the first electrode interconnect layers;

first gate electrodes extending along the first electrode interconnect layers on the nitride semiconductor layer;

first gate electrode connecting interconnects extending in associated ones of the areas dividing the first electrode interconnect layers and perpendicularly to a longitudinal direction of the first gate electrodes, and being in electrical connection to the first gate electrodes;

first electrode connecting interconnects formed above the first gate electrode connecting interconnects and being in electrical connection to the first electrode interconnect layers;

an interconnect insulating film formed over the first electrode interconnect layers and the first electrode connecting interconnects, and having openings, the first electrode connecting interconnects exposed through associated ones of the openings; and

first electrode upper interconnects formed on the first electrode connecting interconnects with the interconnect insulating film interposed therebetween, and being in electrical connection to the first electrode connecting interconnects through the associated ones of the openings.

2. The nitride semiconductor device of claim 1 , further comprising:

second electrode interconnect layers extending between and along the first electrode interconnect layers over the active region of the nitride semiconductor layer, and divided by the areas extending across a longitudinal direction of the second electrode interconnect layers;

second electrode connecting interconnects being in electrical connection to the second electrode interconnect layers and formed in associated ones of the areas, the associated ones dividing the first and second electrode interconnect layers and being devoid of the first gate electrode connecting interconnects; and

second electrode upper interconnects formed on the second electrode connecting interconnects with the interconnect insulating film interposed therebetween, wherein

the second electrode connecting interconnects are also exposed through associated ones of the openings of the interconnect insulating film, and

the second electrode connecting interconnects are in electrical connection to the second electrode upper interconnects through the associated ones of the openings of the interconnect insulating film.

3. The nitride semiconductor device of claim 1 , wherein

the first electrode interconnect layers are also exposed through the associated ones of the openings of the interconnect insulating film, and

the first electrode upper interconnects are in electrical connection to the first electrode interconnect layers through the associated ones of the openings of the interconnect insulating film.

4. The nitride semiconductor device of claim 2 , wherein

the second electrode interconnect layers are also exposed through the associated ones of the openings of the interconnect insulating film, and

the second electrode upper interconnects are in electrical connection to the second electrode interconnect layers through the associated ones of the openings of the interconnect insulating film.

5. The nitride semiconductor device of claim 2 , wherein

the first electrode interconnect layers include first electrodes formed directly on the nitride semiconductor layer and first electrode interconnects formed on the first electrodes,

an electrode insulating film covering the first gate electrodes and the first gate electrode connecting interconnects and having openings is formed on the nitride semiconductor layer,

the first electrodes are exposed through associated ones of the openings of the electrode insulating film, and

the first electrode interconnects are in electrical connection to the first electrodes through the associated ones of the openings of the electrode insulating film.

6. The nitride semiconductor device of claim 5 , wherein

the second electrode interconnect layers include second electrodes formed directly on the nitride semiconductor layer and second electrode interconnects formed on the second electrodes,

the second electrodes are also exposed through associated ones of the openings of the electrode insulating film, and

the second electrode interconnects are in electrical connection to the second electrodes through the associated ones of the openings of the electrode insulating film.

7. The nitride semiconductor device of claim 1 , wherein

the first gate electrode connecting interconnects have a larger width than the first gate electrodes.

8. The nitride semiconductor device of claim 5 , wherein

the first electrode connecting interconnects have a larger width than the first electrode interconnects.

9. The nitride semiconductor device of claim 6 , wherein

the second electrode connecting interconnects have a larger width than the second electrode interconnects.

10. The nitride semiconductor device of claim 2 , further comprising:

a first electrode pad located on the interconnect insulating film and above the active region, the first electrode pad being integral with the first electrode upper interconnects; and

a second electrode pad located on the interconnect insulating film and above the active region, the second electrode pad being integral with the second electrode upper interconnects.

11. The nitride semiconductor device of claim 2 , further comprising:

second gate electrodes extending along the second electrode interconnect layers on the nitride semiconductor layer; and

second gate electrode connecting interconnects being in electrical connection to the second gate electrodes and extending perpendicularly to a longitudinal direction of the second gate electrodes in associated ones of the areas, the associated ones dividing the first and second electrode interconnect layers and being devoid of the first gate electrode connecting interconnects.

12. The nitride semiconductor device of claim 11 , wherein

the second gate electrode connecting interconnects have a larger width than the second gate electrodes.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2025
From: INFINEON TECHNOLOGIES AUSTRIA AG
To: PANASONIC HOLDINGS CORPORATION
Reel/Frame 072853/0508 →
CHANGE OF NAME Recorded Dec 13, 2024
From: PANASONIC CORPORATION
To: PANASONIC HOLDINGS CORPORATION
Reel/Frame 069631/0392 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 7, 2014
From: KAIBARA, KAZUHIRO; ANDA, YOSHIHARU
To: PANASONIC CORPORATION
Reel/Frame 032372/0268 →
Priority Claims (1)
JP 2011-154123 · Jul 12, 2011 · national
Continuity (2)
Continuation PCTJP2012003676 · Jun 5, 2012
Related Publication 20140124867A1 · May 8, 2014