IP Library Granted Patent US 9,841,795
Granted Patent B2
US 9,841,795 · App. 14/492,711 · Granted Dec 12, 2017

Method for resetting an electronic device having independent device domains

Inventors: Carl Culshaw (Wigan, GB); Sunny Gupta (Noida, IN); Thomas Henry Luedeke (Oberbergkirchen, DE); Deboleena Sakalley (Ghaziabad, IN)
Assignee: NXP USA, Inc.
G06F1/24G06F11/0724
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,841,795
App. No.
14/492,711
Granted
Dec 12, 2017
Kind
B2
Abstract

A reset state control circuit adapted to reset independent device domains of an electronic device, said reset state control circuit comprising a capturing unit adapted to capture reset events; and a reset shaping logic adapted to change dynamically a reset control flow to reset device domains of said electronic device depending on a sequence of the reset events captured by said capturing unit.

Claims (43)

1. A method for resetting an electronic device having independent device domains, the method comprising:

receiving signals indicating reset events from at least one reset source, wherein each reset event is indicative of at least one condition met which causes a reset to occur and wherein each reset event comprises one reset event selected from a group consisting of a power glitch reset event, tamper detect reset event, an open circuit error reset event, and an Error Correction Coding (ECC) error reset event;

capturing the reset events;

changing dynamically a reset control flow to reset one or more of the device domains of said electronic device depending on the sequence of captured reset events;

assigning a time stamp to the captured reset events, and

determining a time difference between captured reset events is determined on the basis of the assigned time stamps.

2. The method according to claim 1 ,

wherein the reset control flow to reset said device domains is further changed dynamically depending on at least one selected from a group consisting of the time duration of the captured reset events and a determined time difference between the occurrence of the captured reset events.

3. The method according to claim 1 ,

wherein the reset control flow to reset said device domains is further changed dynamically depending on types of the captured reset events.

4. The method according to claim 1 ,

wherein the reset control flow to reset said device domains is further changed dynamically depending on at least one selected from a group consisting of an operation mode of the respective device domain and the operation mode of the overall electronic device.

5. The method according to claim 1 , further comprising at least one of

receiving an internal control signal generated by a control unit or an electronic device; and

receiving an external control signal received by said electronic device,

wherein the reset control flow to reset said device domains is further changed dynamically in response to at least one of the internal control signal and the external control signal.

6. The method according to claim 1 ,

wherein the reset events comprise at least one selected from a group consisting of:

internal reset events generated by internal reset sources of said electronic device and

external reset events received from external reset sources connected to said electronic device.

7. A method for resetting an electronic device having independent device domains, the method comprising:

receiving signals indicating reset events from at least one reset source, wherein each reset event is indicative of at least one condition met which causes a reset to occur;

capturing the reset events;

changing dynamically a reset control flow to reset one or more of the device domains of said electronic device depending on the sequence of captured reset events, wherein the reset events provided by the different reset sources are captured and applied to a reset state control circuit of said electronic device having a capturing unit that captures the reset events and a reset shaping logic which changes dynamically the reset control flow to reset the device domains of said electronic device in response to the captured reset events, and wherein device domains reset by said reset shaping logic are held in a reset state during reset phases, wherein the time duration of the reset phases depends on at least one selected from a group consisting of the sequence order of the captured reset events, the time duration of the captured reset events, the types of the captured reset events, a current operation state, and a current operation condition of the device domains of said electronic device, and wherein a time stamp is assigned to the captured reset events and wherein determining a time difference between captured reset events is determined on the basis of the assigned time stamps.

8. The method according to claim 7 ,

wherein the reset shaping logic of said reset state control circuit changes dynamically the reset control flow to reset the device domains depending on at least one selected from a group consisting of a sequence order of the captured reset events, a time duration of the captured reset events, the types of the captured reset events, ongoing operation modes of the device domains, the current operation mode of the overall electronic device, internal control signals generated by a control unit of the electronic device, and external control signals received by the electronic device.

9. The method according to claim 7 ,

wherein the reset events provided by the different reset sources are applied in parallel to the capturing unit of said reset state control circuit comprising a masking unit which masks the applied reset events.

10. A reset state control circuit adapted to reset independent device domains of an electronic device,

said reset state control circuit comprising:

one or more inputs adapted to receive signals indicating reset events from at least one reset source, wherein each reset event is indicative of at least one condition met which causes a reset to occur, and wherein each reset event comprises one reset event selected from a group consisting of a power glitch reset event, tamper detect reset event, an open circuit error reset event, and an Error Correction Coding (ECC) error reset event;

a capturing unit adapted to capture the reset events, wherein the capturing unit is configured to assign a time stamp to the captured reset events and wherein determining a time difference between captured reset events is determined on the basis of the assigned time stamps; and

a reset shaping logic adapted to change dynamically a reset control flow to reset one or more device domains of said electronic device depending on a sequence of the reset events captured by said capturing unit.

11. The reset state control circuit according to claim 10 ,

wherein the capturing unit comprises capturing blocks adapted to capture at least one of internal reset events received from internal reset sources and external reset events received from external reset sources.

12. The reset state control circuit according to claim 11 ,

wherein the reset sources are reset controllers provided for independent device domains of said electronic device.

13. The reset state control circuit according to claim 10 ,

wherein the reset shaping logic is adapted to change dynamically the reset control flow to reset device domains depending on at least one selected from a group consisting of a sequence order, a time duration of the captured reset events, the types of the captured reset events, current operation modes of the device domains, the current operation mode of the overall electronic device, internal control signals generated by a control unit of the electronic device, and external control signals received by said electronic device.

14. The reset state control circuit according to claim 10 ,

wherein the reset shaping logic is a programmable circuit or formed by a hardwired circuit.

15. An electronic device comprising at least one independent device domain and a reset control circuit according to claim 10 .

16. A system on chip comprising an integrated reset state control circuit according to claim 10 .

Assignments (15)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016. Recorded Jan 12, 2017
From: NXP SEMICONDUCTORS USA, INC. (MERGED INTO); FREESCALE SEMICONDUCTOR, INC. (UNDER)
To: NXP USA, INC.
Reel/Frame 041414/0883 →
CHANGE OF NAME Recorded Nov 16, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040626/0683 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 7, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037458/0460 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 7, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037458/0502 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0921 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Nov 4, 2014
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 034160/0351 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Nov 4, 2014
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 034160/0370 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Nov 4, 2014
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 034153/0027 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2014
From: CULSHAW, CARL; GUPTA, SUNNY; LUEDEKE, THOMAS HENRY; SAKALLEY, DEBOLEENA
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 033788/0838 →
Continuity (1)
Related Publication 20160085279A1 · Mar 24, 2016