IP Library Granted Patent US 9,443,828
Granted Patent B2
US 9,443,828 · App. 14/694,811 · Granted Sep 13, 2016

Semiconductor device and method of embedding thermally conductive layer in interconnect structure for heat dissipation

Inventors: Reza A. Pagaila (Tangerang, ID); Byung Tai Do (Singapore, SG); Linda Pei Ee Chua (Singapore, SG)
Assignee: STATS ChipPAC Pte. Ltd.
H01L25/0657H01L21/56H01L21/561H01L21/565H01L21/568H01L23/3114H01L23/3128H01L23/36H01L23/3677H01L23/49827H01L23/5389H01L24/19H01L24/97H01L23/481H01L23/49816H01L2224/0401H01L2224/04105H01L2224/12105H01L2224/20H01L2224/32145H01L2224/73267H01L2225/06517H01L2225/06524H01L2225/06541H01L2225/06589H01L2924/0103H01L2924/014H01L2924/01004H01L2924/01005H01L2924/01006H01L2924/01013H01L2924/01019H01L2924/01029H01L2924/01047H01L2924/01073H01L2924/01074H01L2924/01079H01L2924/01082H01L2924/01322H01L2924/09701H01L2924/12041H01L2924/12042H01L2924/1306H01L2924/13091H01L2924/14H01L2924/1433H01L2924/15311H01L2924/181H01L2924/19041H01L2924/19042H01L2924/19043H01L2924/3025H01L2924/30105
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,443,828
App. No.
14/694,811
Granted
Sep 13, 2016
Kind
B2
Abstract

A semiconductor device has a first thermally conductive layer formed over a first surface of a semiconductor die. A second surface of the semiconductor die is mounted to a sacrificial carrier. An encapsulant is deposited over the first thermally conductive layer and sacrificial carrier. The encapsulant is planarized to expose the first thermally conductive layer. A first insulating layer is formed over the second surface of the semiconductor die and a first surface of the encapsulant. A portion of the first insulating layer over the second surface of the semiconductor die is removed. A second thermally conductive layer is formed over the second surface of the semiconductor die within the removed portion of the first insulating layer. An electrically conductive layer is formed within the insulating layer around the second thermally conductive layer. A heat sink can be mounted over the first thermally conductive layer.

Claims (37)

1. A semiconductor device, comprising:

a first semiconductor die;

a first thermally conductive layer formed over the first semiconductor die;

an interconnect structure formed over the first semiconductor die; and

a first conductive via formed through the first semiconductor die.

2. The semiconductor device of claim 1 , further including an encapsulant deposited around the first semiconductor die.

3. The semiconductor device of claim 2 , further including a second conductive via formed through the encapsulant.

4. The semiconductor device of claim 1 , further including a second thermally conductive layer formed over the first semiconductor die opposite the first thermally conductive layer.

5. The semiconductor device of claim 1 , further including a second semiconductor die disposed over the first thermally conductive layer opposite the first semiconductor die.

6. The semiconductor device of claim 1 , further including a heat sink disposed over the first semiconductor die.

7. A semiconductor device, comprising:

a first semiconductor die;

a first thermally conductive layer formed over the first semiconductor die; and

a first conductive via formed through the first semiconductor die.

8. The semiconductor device of claim 7 , further including an encapsulant deposited around the first semiconductor die.

9. The semiconductor device of claim 8 , further including a second conductive via formed through the encapsulant.

10. The semiconductor device of claim 7 , further including a second thermally conductive layer formed over the first semiconductor die opposite the first thermally conductive layer.

11. The semiconductor device of claim 7 , further including an interconnect structure formed over the first semiconductor die opposite the first thermally conductive layer.

12. The semiconductor device of claim 7 , further including a second semiconductor die disposed over the first thermally conductive layer opposite the first semiconductor die.

13. The semiconductor device of claim 7 , further including a heat sink disposed over the first semiconductor die.

14. A semiconductor device, comprising:

a first semiconductor die;

a first thermally conductive layer formed over the first semiconductor die; and

an encapsulant deposited over the first semiconductor die and first thermally conductive layer.

15. The semiconductor device of claim 14 , further including an interconnect structure formed over the first semiconductor die opposite the first thermally conductive layer.

16. The semiconductor device of claim 14 , further including a conductive via formed through the first semiconductor die.

17. The semiconductor device of claim 14 , further including an interconnect structure formed over the first thermally conductive layer.

18. The semiconductor device of claim 14 , further including a second semiconductor die disposed over the first thermally conductive layer opposite the first semiconductor die.

19. The semiconductor device of claim 14 , further including a heat sink disposed over the first semiconductor die.

20. A semiconductor device, comprising:

a first semiconductor die; and

a first thermally conductive layer formed over the first semiconductor die within a footprint of the first semiconductor die.

21. The semiconductor device of claim 20 , further including an encapsulant deposited around the first semiconductor die.

22. The semiconductor device of claim 21 , further including a conductive via formed through the encapsulant.

23. The semiconductor device of claim 20 , further including an interconnect structure formed over the first semiconductor die.

24. The semiconductor device of claim 20 , further including a conductive via formed through the first semiconductor die.

25. The semiconductor device of claim 20 , further including a second semiconductor die disposed over the first semiconductor die opposite the first thermally conductive layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2019
From: STATS CHIPPAC PTE. LTD.
To: JCET SEMICONDUCTOR (SHAOXING) CO., LTD.
Reel/Frame 051365/0680 →
Continuity (4)
Division 14017963 · Sep 4, 2013
Continuation 13492668 · Jun 8, 2012
Division 12507130 · Jul 22, 2009
Related Publication 20150228628A1 · Aug 13, 2015