IP Library Granted Patent US 9,847,328
Granted Patent B2
US 9,847,328 · App. 15/429,512 · Granted Dec 19, 2017

Method for manufacturing a semiconductor device

Inventor: Tatsuyoshi Mihara (Tokyo, JP)
Assignee: RENESAS ELECTRONICS CORPORATION
H01L27/0629G11C16/0466H01L27/11565H01L27/11568H01L29/66545H01L29/66833H01L29/792
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,847,328
App. No.
15/429,512
Granted
Dec 19, 2017
Kind
B2
Abstract

The improvement of the reliability of a semiconductor device having a split gate type MONOS memory is implemented. An ONO film and a second polysilicon film are sequentially formed so as to fill between a first polysilicon film and a dummy gate electrode. Then, the dummy gate electrode is removed. Then, the top surfaces of the first and second polysilicon films are polished, thereby to form a memory gate electrode formed of the second polysilicon film at the sidewall of a control gate electrode formed of the first polysilicon film via the ONO film. As a result, the memory gate electrode high in perpendicularity of the sidewall, and uniform in film thickness is formed.

Claims (23)

1. A semiconductor device comprising:

a semiconductor substrate;

a capacitor element formed on a main surface of the semiconductor substrate,

the capacitor element including:

a first conductor film having first patterns extending in a first direction and a second pattern which is spaced from the first patterns in a plan view;

a second conductor film having a third pattern extending in the first direction and being disposed between the first patterns of the first conductor film in the plan view, and having a fourth pattern which is continuously formed with the third pattern and is disposed along a side surface of the second pattern of the first conductor film in the plan view;

a first insulating film as a dielectric film of the capacitor element formed on the main surface of the semiconductor substrate and disposed between the first patterns of the first conductor film and the third pattern of the second conductor film respectively; and

a first plug formed over the second pattern of the first conductor film and the fourth pattern of the second conductor film, the first plug electrically connecting the second pattern of the first conductor film with the fourth pattern of the second conductor film;

wherein the first patterns of the first conductor film are electrically coupled to each other and act as one side electrode of the capacitor element,

wherein the third pattern of the second conductor film is electrically coupled to the fourth pattern of the second conductor film and acts as the other side electrode of the capacitor element, and

wherein a width of the second pattern of the first conductor film is wider than that of each of the first patterns of the first conductor film in a second direction substantially orthogonal to the first direction.

2. The semiconductor device according to claim 1 ,

wherein the first patterns and the second pattern are formed of the same layer.

3. The semiconductor device according to claim 1 ,

wherein the third pattern and the fourth pattern are formed of the same layer.

4. The semiconductor device according to claim 1 ,

wherein the first conductor film has a fifth pattern extending in the second direction and is spaced from the second pattern in the plan view, and

wherein the fifth pattern of the first conductor film is commonly connected to one end of portions of the first patterns.

5. The semiconductor device according to claim 1 ,

wherein the first plug has a shape with a pair of longer sides extending in the first direction in the plan view.

6. The semiconductor device according to claim 5 ,

wherein a portion of the first insulating film is disposed between the second pattern of the first conductor film and the fourth pattern of the second conductor film in the plan view, and

wherein the plug extends over the portion of the first insulating film.

Assignments (1)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
Priority Claims (1)
JP 2012-194420 · Sep 4, 2012 · national
Continuity (4)
Continuation 14921445 · Oct 23, 2015
Continuation 14466092 · Aug 22, 2014
Continuation 13964576 · Aug 12, 2013
Related Publication 20170154884A1 · Jun 1, 2017