IP Library Granted Patent US 11,715,703
Granted Patent B2
US 11,715,703 · App. 17/660,093 · Granted Aug 1, 2023

EMI shielding for flip chip package with exposed die backside

Inventors: SungWon Cho (Seoul, KR); ChangOh Kim (Incheon, KR); Il Kwon Shim (Singapore, SG); InSang Yoon (Seoul, KR); KyoungHee Park (Seoul, KR)
Assignee: STATS ChipPAC Pte. Ltd.
H01L23/552H01L23/3107H01L23/36H01L23/367H01L23/49816H01L23/50H01L23/5225H01L23/562H01L23/60H01L24/26H01L27/0248H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,715,703
App. No.
17/660,093
Granted
Aug 1, 2023
Kind
B2
Abstract

A semiconductor device has a substrate and a semiconductor die disposed over the substrate. An encapsulant is deposited over the semiconductor die and substrate with a surface of the semiconductor die exposed from the encapsulant. A first shielding layer is formed over the semiconductor die. In some embodiments, the first shielding layer includes a stainless steel layer in contact with the surface of the semiconductor die and a copper layer formed over the stainless steel layer. The first shielding layer may further include a protective layer formed over the copper layer. One embodiment has a heatsink bonded to the semiconductor die through a solder layer. A second shielding layer can be formed over a side surface of the semiconductor die.

Claims (45)

1. A semiconductor device, comprising:

a semiconductor die;

an encapsulant deposited over the semiconductor die;

a shielding layer formed on a top surface of the semiconductor die with a portion of a top surface of the encapsulant exposed from the shielding layer, wherein the shielding layer includes,

a stainless steel layer, and

a copper layer formed over the stainless steel layer; and

a heatsink disposed over the shielding layer.

2. The semiconductor device of claim 1 , further including a second shielding layer disposed on a side surface of the semiconductor die between the semiconductor die and encapsulant.

3. The semiconductor device of claim 1 , wherein the stainless steel layer physically contacts the semiconductor die.

4. The semiconductor device of claim 1 , wherein the shielding layer further includes a second stainless steel layer formed over the copper layer.

5. The semiconductor device of claim 1 , further including a solder layer disposed between the shielding layer and heatsink.

6. The semiconductor device of claim 1 , wherein the top surface of the semiconductor die is coplanar to the top surface of the encapsulant.

7. A semiconductor device, comprising:

a semiconductor die;

an encapsulant deposited over the semiconductor die;

a first shielding layer formed over a top surface of the semiconductor die with a portion of a top surface of the encapsulant exposed adjacent to the first shielding layer; and

a solder layer disposed over the first shielding layer.

8. The semiconductor device of claim 7 , wherein the first shielding layer includes a plurality of layers.

9. The semiconductor device of claim 7 , further including a second shielding layer disposed on a side surface of the semiconductor die between the semiconductor die and encapsulant.

10. The semiconductor device of claim 9 , wherein the first shielding layer is electrically coupled to ground through the second shielding layer.

11. The semiconductor device of claim 9 , wherein the first shielding layer and second shielding layer are formed directly on the semiconductor die.

12. The semiconductor device of claim 7 , wherein the top surface of the semiconductor die is coplanar to the top surface of the encapsulant.

13. A method of making a semiconductor device, comprising:

providing a semiconductor die;

depositing encapsulant over the semiconductor die;

forming a shielding layer on a top surface of the semiconductor die with a portion of a top surface of the encapsulant exposed adjacent to the shielding layer;

forming a solder layer over the shielding layer; and

disposing a heatsink over the solder layer.

14. The method of claim 13 , further including forming a second shielding layer on a side surface of the semiconductor die prior to depositing the encapsulant.

15. The method of claim 13 , wherein forming the shielding layer includes:

forming a stainless steel layer that physically contacts the semiconductor die; and

forming a copper layer over the stainless steel layer.

16. The method of claim 15 , further including forming a second stainless steel layer over the copper layer.

17. The method of claim 13 , wherein the top surface of the semiconductor die is coplanar to the top surface of the encapsulant.

18. A method of making a semiconductor device, comprising:

providing a semiconductor die;

depositing an encapsulant over the semiconductor die; and

forming a first shielding layer over a top surface of the semiconductor die with a portion of a top surface of the encapsulant exposed adjacent to the first shielding layer, wherein forming the first shielding layer includes,

forming a stainless steel layer over the encapsulant, and

forming a copper layer over the stainless steel layer.

19. The method of claim 18 , further including forming a second shielding layer on a side surface of the semiconductor die prior to depositing the encapsulant.

20. The method of claim 19 , wherein the first shielding layer is electrically coupled to ground through the second shielding layer.

21. The method of claim 19 , further including forming the first shielding layer and second shielding layer directly on the semiconductor die.

22. The method of claim 18 , wherein the top surface of the semiconductor die is coplanar to the top surface of the encapsulant.

23. The method of claim 18 , further forming a solder layer over the first shielding layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 21, 2022
From: CHO, SUNGWON; KIM, CHANGOH; SHIM, IL KWON; YOON, INSANG; PARK, KYOUNGHEE
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 059667/0625 →
Continuity (4)
Continuation 17008997 · Sep 1, 2020
Continuation 16529486 · Aug 1, 2019
Provisional Application 62717415 · Aug 10, 2018
Related Publication 20220246541A1 · Aug 4, 2022