IP Library Granted Patent US 12,543,537
Granted Patent B2
US 12,543,537 · App. 17/904,583 · Granted Feb 3, 2026

Transfer die for micro-transfer printing with non-conductive isolation layer and isolation trench

Inventors: Hua Yang (Cork, IE); Adam Scofield (Los Angeles, CA); Frank Peters (Cork, IE)
Assignee: Rockley Photonics Limited
H01L21/6835H01L21/02518H01L21/76H10H20/01H10H20/8215H10H20/855H01L2221/68327
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,543,537
App. No.
17/904,583
Granted
Feb 3, 2026
Kind
B2
Abstract

A method of manufacturing a transfer die for use in a transfer print process. The manufactured transfer die comprises a semiconductor device suitable for bonding to a silicon-on-insulator wafer. The method comprises the steps of providing a non-conductive isolation region in a semiconductor stack, the semiconductor stack comprising a sacrificial layer above a substrate; and etching an isolation trench into the semiconductor stack from an upper surface thereof, such that the isolation trench extends only to a region of the semiconductor stack above the sacrificial layer. The isolation trench and the non-conductive isolation region together separate a bond pad from a waveguide region in the optoelectronic device.

Claims (39)

1 . A method of manufacturing a transfer die, the transfer die comprising an optoelectronic device suitable for bonding to a silicon-based platform via a transfer print process, the method comprising the steps of:

providing a non-conductive isolation layer in a semiconductor stack, the semiconductor stack comprising:

a sacrificial layer above a substrate,

the non-conductive isolation layer directly above the sacrificial layer,

a first doped layer, doped with a first dopant species, above the non-conductive isolation layer, and

a second doped layer, doped with a second dopant species different from the first dopant species;

etching an isolation trench into the semiconductor stack from an upper surface thereof only to the non-conductive isolation layer, wherein the isolation trench and the non-conductive isolation layer together separate, and electrically isolate, a bond pad from a waveguide region in the optoelectronic device;

etching a contact trench into the semiconductor stack to the first doped layer;

forming a first electrical contact on the first doped layer in the contact trench; and

forming a second electrical contact on the second doped layer, the second electrical contact extending over the isolation trench from a first portion of the second doped layer in the bond pad to a second portion of the second doped layer in the waveguide region.

2 . The method of claim 1 , wherein the non-conductive isolation layer is an iron-doped layer in the semiconductor stack.

3 . The method of claim 1 , wherein the non-conductive isolation layer is created in the semiconductor stack by implantation.

4 . The method of claim 3 , wherein the implanted non-conductive isolation layer extends from a bottom of the etched isolation trench to the sacrificial layer.

5 . The method of claim 1 , further comprising the step of:

providing a Benzocyclobutene, BCB, fill in the isolation trench.

6 . The method of claim 1 , further comprising the step of:

epitaxially growing an iron-doped material in the isolation trench from the non-conductive isolation layer.

7 . The method of claim 1 , further comprising the step of:

epitaxially growing an iron-doped material from the non-conductive isolation layer to form the bond pad.

8 . The method of claim 1 , wherein the semiconductor stack comprises an optically active layer between the first doped layer and the second doped layer.

9 . The method of claim 1 , further comprising the step of:

etching away the sacrificial layer to form an undercut region which spaces the optoelectronic device from the substrate.

10 . A transfer die, comprising an optoelectronic device and a substrate, the optoelectronic device being suitable for bonding to a silicon-based platform via a transfer print process,

wherein the optoelectronic device comprises:

a semiconductor stack, comprising:

a non-conductive isolation layer above the substrate,

a first doped layer, doped with a first dopant species, above the non-conductive isolation layer, and

a second doped layer, doped with a second dopant species different from the first dopant species;

a waveguide region in a first portion of the semiconductor stack and for guiding light through the optoelectronic device;

a bond pad in a second portion of the semiconductor stack and for providing an electrical connection to the optoelectronic device;

an isolation trench in the semiconductor stack and extending from an upper surface thereof only to the non-conductive isolation layer, wherein the isolation trench and the non-conductive isolation layer together separate, and electrically isolate, the bond pad from the waveguide region;

a contact trench in the semiconductor stack and extending from the upper surface thereof to the first doped layer;

a first electrical contact on the first doped layer in the contact trench; and

a second electrical contact on the second doped layer, the second electrical contact extending over the isolation trench from a first portion of the second doped layer in the bond pad to a second portion of the second doped layer in the waveguide region.

11 . The transfer die of claim 10 , wherein the non-conductive isolation layer is an iron-doped isolation layer.

12 . The transfer die of claim 10 , wherein the isolation trench contains an iron-doped material.

13 . The transfer die of claim 10 , wherein the bond pad comprises an iron-doped material.

14 . The transfer die of claim 10 , wherein the non-conductive isolation layer is an ion-implantation isolation region.

15 . The transfer die of claim 10 , wherein the semiconductor stack further comprises a sacrificial layer above the substrate, and the non-conductive isolation layer is directly above the sacrificial layer.

Assignments (5)
RELEASE OF PATENT SECURITY INTEREST - SUPER SENIOR INDENTURE - REEL/FRAME 061768/0082 Recorded Mar 19, 2023
From: WILMINGTON SAVINGS FUND SOCIETY, FSB, AS COLLATERAL AGENT
To: ROCKLEY PHOTONICS LIMITED
Reel/Frame 063264/0416 →
RELEASE OF SECURITY INTEREST - REEL/FRAME 061604/0025 Recorded Mar 19, 2023
From: WILMINGTON SAVINGS FUND SOCIETY, FSB, AS COLLATERAL AGENT
To: ROCKLEY PHOTONICS LIMITED
Reel/Frame 063287/0812 →
SECURITY INTEREST Recorded Mar 19, 2023
From: ROCKLEY PHOTONICS LIMITED
To: WILMINGTON SAVINGS FUND SOCIETY, FSB, AS COLLATERAL AGENT
Reel/Frame 063287/0879 →
SECURITY INTEREST - SUPER SENIOR INDENTURE Recorded Oct 25, 2022
From: ROCKLEY PHOTONICS LIMITED
To: WILMINGTON SAVINGS FUND SOCIETY, FSB, AS COLLATERAL AGENT
Reel/Frame 061768/0082 →
SECURITY INTEREST Recorded Oct 4, 2022
From: ROCKLEY PHOTONICS LIMITED
To: WILMINGTON SAVINGS FUND SOCIETY, FSB, AS COLLATERAL AGENT
Reel/Frame 061604/0025 →
Priority Claims (1)
GB 2002452 · Feb 21, 2020 · national
Continuity (1)
Related Publication 20230107343A1 · Apr 6, 2023
References Cited (27)
US 10002928B1 · Raring · 2018 [cited by examiner]
US 20090016399A1 · Bowers · 2009 [cited by applicant]
US 20090065800A1 · Wirth · 2009 [cited by examiner]
US 20100187545A1 · Khan et al. · 2010 [cited by applicant]
US 20110064106A1 · Xu et al. · 2011 [cited by applicant]
US 20120002694A1 · Bowers et al. · 2012 [cited by applicant]
US 20120300796A1 · Sysak et al. · 2012 [cited by applicant]
US 20130301979A1 · Qian et al. · 2013 [cited by applicant]
US 20140198816A1 · Margalit · 2014 [cited by examiner]
US 20140339643A1 · Cheng et al. · 2014 [cited by applicant]
US 20160094014A1 · Shin et al. · 2016 [cited by applicant]
US 20160274319A1 · Krasulick et al. · 2016 [cited by applicant]
US 20160306110A1 · Lambert · 2016 [cited by applicant]
US 20170005113A1 · Cheng et al. · 2017 [cited by applicant]
US 20200041721A1 · Yu · 2020 [cited by examiner]
EP 2151852A1 · 2010 [cited by applicant]
WO WO2020030641A1 · 2020 [cited by applicant]
Pearton, Ion implantation for isolation of III-V semiconductors, Materials Science Reports, vol. 4, Issue 6, 1990, pp. 313-363, ISSN 0920-2307, https://doi.org/10.1016/S0920-2307(05)80001-5 (Year: 1990). [cited by examiner]
International Search Report of PCT/EP2021/054143, Aug. 13, 2021, 6 pages. [cited by applicant]
International Written Opinion of PCT/EP2021/054143, Aug. 13, 2021, 11 pages. [cited by applicant]
Ruggero, et al., “Transfer Printing of AlGaInAs/InP Etched Facet Lasers to Si Substrates”, IEEE Photonics Journal, IEEE, vol. 8, No. 6, Dec. 1, 2016, 11 pp., XP011635419. [cited by applicant]
Invitation to Pay Additional Fees and Partial Search Report mailed May 25, 2021 in related International Application No. PCT/EP2021/054143, 16 pages. [cited by applicant]
U.K. Intellectual Property Office Examination Report, dated Dec. 13, 2022, for Patent Application No. GB2002452.7, 4 pages. [cited by applicant]
U.K. Intellectual Property Office Examination Report, dated Jun. 9, 2022, for Patent Application No. GB2002452.7, 6 pages. [cited by applicant]
U.K. Intellectual Property Office Search and Examination Report, dated Jul. 27, 2020, for Patent Application No. GB2002452.7, 6 pages. [cited by applicant]
U.K. Intellectual Property Office Search Report, dated Jun. 6, 2022, for Patent Application No. GB2002452.7, 3 pages. [cited by applicant]
U.K. Intellectual Property Office Examination Report, dated May 15, 2023, for Patent Application No. GB2002452.7, 3 pages. [cited by applicant]