IP Library Granted Patent US 12,675,149
Granted Patent B2
US 12,675,149 · App. 18/588,236 · Granted Jul 7, 2026

SSD power management with hybrid PCIe link state method

Inventors: Julian Vlaiko (Kfar Saba, IL); Dmitry Vaysman (San Jose, CA); Roni Ankonina (Sunnyvale, CA); Nissim Elmaleh (Meitar, IL); Judah Gamliel Hahn (Ofra, IL)
Assignee: Sandisk Technologies, Inc.
G06F1/3278G06F1/3275
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,675,149
App. No.
18/588,236
Filed
Feb 27, 2024
Granted
Jul 7, 2026
Kind
B2
Art Unit
2175
USPC
713/323
Abstract

Instead of the Peripheral Component Interconnect (PCI) Express (PCIe) link speed modulation and the PCIe link power state being utilized separately, the PCIe link speed modulation and PCIe link power state strategies are used in combination. The combination balances between the PCIe front end energy cost, the backend energy cost, and the quality of service (QOS). The performance/power space of the solid state drive (SSD) is mapped to the PCIe link speed modulation and PCIe link power state strategies to configure four distinctive zones, which provide high QoS at high performance points with a graceful performance degradation towards the lower performance points. A power/thermal constrained system dictates a certain performance that the SSD will be able to satisfy optimally by using both methods at different performance points.

Claims (25)

1 . A data storage device, comprising:

a memory device; and

a controller coupled to the memory device, wherein the controller is configured to:

modulate link speed between the data storage device and a host device;

alternate power state duty cycle between an active state and an idle state; and

adjusting the modulating and the alternating to achieve a predetermined energy usage and quality of service (QoS), wherein the modulating and alternating occur in parallel.

2 . The data storage device of claim 1 , wherein the controller comprises a link speed inference engine.

3 . The data storage device of claim 2 , wherein the controller further comprises an energy management duty cycle driver.

4 . The data storage device of claim 1 , wherein the controller is configured to increase or decrease the link speed.

5 . The data storage device of claim 4 , wherein the increase or decrease is in response to changing data storage device conditions.

6 . The data storage device of claim 5 , wherein the controller is configured to maintain the predetermined energy usage based upon the adjusting.

7 . The data storage device of claim 5 , wherein the controller is configured to maintain the QoS based upon the adjusting.

8 . The data storage device of claim 1 , wherein the controller is configured to receive an indication of a predetermined amount of power that can be consumed.

9 . The data storage device of claim 1 , wherein the adjusting is in response to thermal measurements.

10 . A data storage device, comprising

means to store data; and

a controller coupled to the means to store data, wherein the controller is configured to:

allocate energy budget for elements of the data storage device;

receive host device set parameters;

receive and store data internal parameters;

detect changes in operating conditions;

vary link speed based upon the host device set parameters and the stored data internal parameters; and

vary power state based upon the host device set parameters and the stored data internal parameters.

11 . The data storage device of claim 10 , wherein the controller is configured to convert a power limitation received from a host device to an energy number.

12 . The data storage device of claim 11 , wherein the controller is configured to calculate an amount of energy that can be used in a specific window of time.

Assignments (6)
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT (SUPPLEMENTAL) Recorded Nov 14, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 069411/0486 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069169/0572 →
PATENT COLLATERAL AGREEMENT (AR) Recorded May 15, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 067417/0329 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2024
From: VLAIKO, JULIAN; VAYSMAN, DMITRY; ANKONINA, RONI; ELMALEH, NISSIM; HAHN, JUDAH GAMLIEL
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 067348/0716 →
Continuity (1)
Related Publication 20250271921A1 · Aug 28, 2025
References Cited (14)
US 9229525B2 · Reller et al. · 2016 [cited by applicant]
US 10866625B2 · Schneider et al. · 2020 [cited by applicant]
US 10895904B2 · Sato · 2021 [cited by applicant]
US 20040215986A1 · Shakkarwar · 2004 [cited by examiner]
US 20070050653A1 · Verdun · 2007 [cited by examiner]
US 20070127581A1 · Connor et al. · 2007 [cited by applicant]
US 20190050252A1 · Arbel · 2019 [cited by examiner]
US 20190087299A1 · Yasuda et al. · 2019 [cited by applicant]
US 20190155361A1 · Berchanskiy · 2019 [cited by examiner]
US 20190250930A1 · Erez · 2019 [cited by applicant]
US 20210041929A1 · Connor et al. · 2021 [cited by applicant]
US 20210109587A1 · Mukker et al. · 2021 [cited by applicant]
US 20220222160A1 · Lee · 2022 [cited by examiner]
International Search Report and Written Opinion for Application No. PCT/US2025/010810 dated Jun. 9, 2025. [cited by applicant]