IP Library Granted Patent US 12,647,028
Granted Patent B2
US 12,647,028 · App. 18/630,411 · Granted Jun 2, 2026

Voltage generation circuit which is capable of executing high-speed boost operation

Inventors: Tatsuro Midorikawa (Kamakura, JP); Masami Masuda (Chigasaki, JP)
Assignee: KIOXIA CORPORATION
H02M3/07G11C16/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,647,028
App. No.
18/630,411
Granted
Jun 2, 2026
Kind
B2
Abstract

According to one embodiment, a voltage generation circuit includes a first boost circuit, a voltage division circuit, a first detection circuit, a capacitor and a first switch. The first boost circuit outputs a first voltage. The voltage division circuit divides the first voltage. The first detection circuit is configured to detect a first monitor voltage supplied to the first input terminal, based on a reference voltage which is supplied to a second input terminal of the first detection circuit, and to control an operation of the first boost circuit. The capacitor is connected between an output terminal of the first boost circuit and the first input terminal of the first detection circuit. The first switch cuts off a connection between the capacitor and the first detection circuit, based on an output signal of the first detection circuit, until the first voltage is output from the first boost circuit.

Claims (58)

1 . A method of voltage generation by a first circuit, the first circuit comprising:

a second circuit configured to boost and supply a first voltage to a first node, a third circuit configured to divide the first voltage and supply a divided voltage as a first monitor voltage to a second node,

a first amplifier whose input terminal is connected to the second node,

a capacitor connected to the first node and the second node,

a first switch connected between the capacitor and the second node, and

a second switch connected to the capacitor, the method comprising:

outputting a first signal from an output terminal of the first amplifier based on the first monitor voltage and a reference voltage; and

controlling the second circuit based on the first signal input to the second circuit from the first amplifier.

2 . The method according to claim 1 , further comprising establishing a connection between the capacitor and a third node supplied with a second voltage by the second switch when cutting off a connection between the capacitor and the second node, based on the first monitor voltage.

3 . The method according to claim 2 , further comprising outputting signals that drive the first switch and the second switch based on the first monitor voltage.

4 . The method according to claim 2 , further comprising:

detecting a second monitor voltage based on the reference voltage; and

outputting signals that drive the first switch and the second switch based on a result of detecting the second monitor voltage.

5 . The method according to claim 2 , wherein

the first circuit further comprises:

a third switch connected to an output terminal of the second circuit, and

a fourth circuit configured to output a third voltage that drives the third switch, based on a clock signal, and

the method further comprises stopping supply of the clock signal to the fourth circuit when the second circuit is stopped, based on the first monitor voltage.

6 . The method according to claim 2 , wherein the second voltage is the reference voltage.

7 . The method according to claim 1 , further comprising changing a connection between the capacitor and the second node by the first switch.

8 . The method according to claim 1 , further comprising changing a connection between the capacitor and the third circuit by the first switch.

9 . The method according to claim 1 , wherein

the first circuit further comprises:

a second amplifier connected to a third node different from the second node, and

a fourth circuit, and

the method further comprises:

supplying a second monitor voltage to an input terminal of the second amplifier from the third circuit, the second monitor voltage is higher than the first monitor voltage; and

outputting a second signal to the fourth circuit from an output terminal of the second amplifier.

10 . The method according to claim 9 , further comprising controlling the first switch by the second signal output from the fourth circuit.

11 . The method according to claim 9 , further comprising adjusting a coupling effect between the first node and the input terminal of the first amplifier in response to the second signal.

12 . The method according to claim 11 , wherein the adjusting is executed during a boosting operation of the second circuit.

13 . The method according to claim 9 , wherein the capacitor is connected between the first node and the second node through the first switch and connected between the first node and the third node through the first switch and the third circuit.

14 . The method according to claim 1 , wherein the reference voltage is applied to a terminal of the second switch.

15 . A method of voltage generation by a first circuit, the first circuit comprising:

a second circuit configured to boost and supply a first voltage to a first node,

a third circuit configured to divide the first voltage and supply a divided voltage as a first monitor voltage to a second node,

a first amplifier whose input terminal is connected to the second node,

a second amplifier connected to a third node different from the second node, and

a capacitor connected between the first node and the second node, the method comprising:

outputting a first signal from an output terminal of the first amplifier based on the first monitor voltage and a reference voltage; and

controlling the second circuit based on the first signal input to the second circuit from the first amplifier.

16 . The method according to claim 15 , further comprising establishing a connection between the capacitor and a third node supplied with a second voltage by a second switch when cutting off a connection between the capacitor and the second node, based on the first monitor voltage.

17 . The method according to claim 16 , further comprising outputting signals that drive a first switch and the second switch based on the first monitor voltage.

18 . The method according to claim 16 , further comprising:

detecting a second monitor voltage based on the reference voltage; and

outputting signals that drive a first switch and the second switch based on a result of detecting the second monitor voltage.

19 . The method according to claim 16 , wherein

the first circuit further comprises:

a third switch connected to an output terminal of the second circuit, and

a fourth circuit configured to output a third voltage that drives the third switch, based on a clock signal, and

the method further comprises stopping supply of the clock signal to the fourth circuit when the second circuit is stopped, based on the first monitor voltage.

20 . The method according to claim 16 , wherein the second voltage is the reference voltage.

21 . The method according to claim 15 , wherein the third circuit configured to supply another divided voltage to the third node.

22 . The method according to claim 21 , wherein the third node is provided between the first node and the second node in the third circuit.

23 . The method according to claim 15 , wherein the second node and the third node are connection nodes between resistors in the third circuit.

24 . The method according to claim 15 , wherein the second amplifier outputs a second signal to a fourth circuit.

25 . The method according to claim 24 , further comprising adjusting a coupling effect between the first node and the input terminal of the first amplifier in response to the second signal.

26 . The method according to claim 25 , wherein the adjusting is executed during a boosting operation of the second circuit.

Priority Claims (1)
JP 2010-245285 · Nov 1, 2010 · national
Continuity (9)
Continuation 18349443 · Jul 10, 2023
Continuation 17647509 · Jan 10, 2022
Continuation 17031656 · Sep 24, 2020
Continuation 16670862 · Oct 31, 2019
Continuation 16273979 · Feb 12, 2019
Continuation 15417489 · Jan 27, 2017
Continuation 14257501 · Apr 21, 2014
Continuation 13235437 · Sep 18, 2011
Related Publication 20240274208A1 · Aug 15, 2024
References Cited (48)
US 5081371A · Wong · 1992 [cited by applicant]
US 5563779A · Cave · 1996 [cited by applicant]
US 5712777A · Nicollini · 1998 [cited by applicant]
US 5732039A · Javanifard · 1998 [cited by applicant]
US 5835420A · Lee · 1998 [cited by applicant]
US 5946207A · Schoofs · 1999 [cited by applicant]
US 6005378A · D'Angelo · 1999 [cited by applicant]
US 6018264A · Jin · 2000 [cited by applicant]
US 6084387A · Kaneko · 2000 [cited by applicant]
US 6091613A · Yang · 2000 [cited by applicant]
US 6151229A · Taub · 2000 [cited by applicant]
US 6259612B1 · Itoh · 2001 [cited by applicant]
US 6404274B1 · Hosono · 2002 [cited by applicant]
US 6456153B2 · Buck · 2002 [cited by applicant]
US 6472926B2 · Taito · 2002 [cited by applicant]
US 6504422B1 · Rader · 2003 [cited by applicant]
US 6597158B2 · Umeda · 2003 [cited by applicant]
US 6717459B2 · Blodgett · 2004 [cited by applicant]
US 6724241B1 · Bedarida · 2004 [cited by applicant]
US 6798274B2 · Tanimoto · 2004 [cited by applicant]
US 6873203B1 · Latham, II · 2005 [cited by applicant]
US 6882015B2 · Bernstein et al. · 2005 [cited by applicant]
US 7315194B2 · Shiga · 2008 [cited by applicant]
US 7414459B2 · Pisasale et al. · 2008 [cited by applicant]
US 7443734B2 · Shibata · 2008 [cited by applicant]
US 7502239B2 · Itoh · 2009 [cited by applicant]
US 7550954B2 · De Nisi · 2009 [cited by applicant]
US 7554305B2 · Nunokawa · 2009 [cited by applicant]
US 7679430B2 · Fort et al. · 2010 [cited by applicant]
US 7755417B2 · Suzuki · 2010 [cited by applicant]
US 7884665B2 · Saikusa · 2011 [cited by applicant]
US 7898851B2 · Maejima et al. · 2011 [cited by applicant]
US 7973592B2 · Pan · 2011 [cited by applicant]
US 8044705B2 · Nandi · 2011 [cited by applicant]
US 8334681B2 · Arigliano · 2012 [cited by applicant]
US 8710762B2 · Takahashi · 2014 [cited by applicant]
US 8710911B2 · Chien · 2014 [cited by applicant]
US 8970189B2 · Nakashima · 2015 [cited by applicant]
US 9070434B2 · Hioka · 2015 [cited by applicant]
US 10818364B2 · Midorikawa et al. · 2020 [cited by applicant]
US 20030197546A1 · Sim · 2003 [cited by applicant]
US 20040095806A1 · Osawa · 2004 [cited by applicant]
US 20050168263A1 · Fukuda et al. · 2005 [cited by applicant]
US 20070064495A1 · Shibata · 2007 [cited by applicant]
US 20090159949A1 · Maejima et al. · 2009 [cited by applicant]
US 20110316512A1 · Tanzawa · 2011 [cited by applicant]
US 20120008384A1 · Li · 2012 [cited by examiner]
JP 200787513 · 2007 [cited by applicant]