IP Library Patent Application 18950564
Patent Application
App. No. 18/950,564

Low Power State Staging

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
18/950,564
Abstract

The present disclosure generally relates to split, non-operational power states for a data storage device. The data storage device can transition between the split, non-operational power states without advertising the transition to the host device. The power state parameters that are advertised to the host device are adjusted such that the host device is guided to the correct power decision based on the advertised power and duration. By splitting the non-operational power states, the data storage device does not incur additional transitional energy costs for short idle durations.

Claims (27)

1 . A data storage device, comprising:

at least one non-volatile memory device; and

a controller coupled to the at least one non-volatile memory device, the controller configured to:

present a power state descriptor table; and

dynamically change the power state descriptor table.

2 . The data storage device of claim 1 , wherein the controller is further configured to increase a maximum power.

3 . The data storage device of claim 2 , wherein idle power is unchanged while the controller increases the maximum power.

4 . The data storage device of claim 2 , wherein the maximum power exceeds an advertised power limit presented to a host device.

5 . The data storage device of claim 4 , wherein the maximum power is substantially equivalent to a transitional energy needed to transition between different substrates.

6 . The data storage device of claim 1 , wherein dynamically changing the power state description table is not advertised to a host device.

7 . The data storage device of claim 1 , wherein the controller is configured to obtain endurance values from endurance counters.

8 . The data storage device of claim 7 , wherein the controller is configured to compare the endurance values to rated values for components of the data storage device.

9 . The data storage device of claim 8 , wherein the controller is configured to determine if the data storage device exceeds a wear-out criteria.

10 . The data storage device of claim 9 , wherein the controller is configured to eliminate a power state upon determining the data storage device exceeds the wear-out criteria.

11 . A data storage device, comprising:

at least one non-volatile memory device;

means to extend latency advertised to a host device; and

means to perform a transition to a lower internal state after a predetermined period of time.

12 . The data storage device of claim 11 , wherein the means to extend latency is configured to add 100 ms to 400 ms to the latency advertised to the host device.

13 . The data storage device of claim 11 , further comprising at least one volatile memory device.

14 . The data storage device of claim 13 , wherein the at least one volatile memory device comprises SRAM.

15 . The data storage device of claim 13 , further comprising means to flush data from the at least one volatile memory device to the at least one non-volatile memory device.

16 . The data storage device of claim 15 , wherein the at least one non-volatile memory device comprises NAND.

17 . The data storage device of claim 11 , further comprising means to calculate latency.

18 . The data storage device of claim 11 , wherein the means to perform a transition to a lower internal state is coupled to the at least one non-volatile memory device.

19 . The data storage device of claim 11 , further comprising a timing device.

20 . The data storage device of claim 11 , wherein the predetermined period of time is between 1 second and 10 seconds.

Assignments (5)
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT (SUPPLEMENTAL) Recorded Feb 3, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 070088/0320 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2024
From: VAYSMAN, DMITRY; EREZ, ERAN; HAHN, JUDAH GAMLIEL; AJRAWAT, SARTAJ
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 069627/0845 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069738/0169 →