Patent Assignment
Reel/Frame 061356/0166
CHANGE OF NAME
Recorded: 2022-08-30
Received: 2022-08-30
Pages: 5
Assignor
FACEBOOK TECHNOLOGIES, LLC
Executed: 2022-03-18
Assignee
META PLATFORMS TECHNOLOGIES, LLC
1601 WILLOW ROAD, MENLO PARK, CA, 94025, UNITED STATES
Covered Applications
(54)
SMART SENSOR
App. No. 63/038,636
→
SYRINGE HOLDER FOR MEDICATION DOSING
App. No. 16/415,537
→
SUBSTRATE MODIFICATION BY FEMTO-SECOND LASER TO ACHIEVE VARIABLE ETCH DEPTH IN DRY ETCHING
App. No. 62/834,289
→
INTEGRATED DISPLAY DEVICES
App. No. 62/827,407
→
Transmission Improvement for Flat Lens Based AR/VR Glasses
App. No. 62/764,937
→
SEQUENCER-BASED PROTOCOL ADAPTER
App. No. 62/587,711
→
OPERATING POINT CONTROLLER FOR POWER DOMAINS IN AN INTEGRATED CIRCUIT
App. No. 62/467,617
→
Power Manager with a Power Switch Arbiter
App. No. 62/173,851
→
Reordering Responses in a High Performance on-Chip Network
App. No. 62/094,861
→
INTELLIGENT MESOCHRONOUS SYNCHRONIZER
App. No. 13/946,308
→
SCALABLE CACHE COHERENCE SCHEME FOR A SYSTEM ON A CHIP
App. No. 13/899,258
→
Agricultural Apparatus For Sensing And Providing Feedback Of Soil Property Changes In Real Time
App. No. 13/861,137
→
SCALABLE CACHE COHERENCE FOR A NETWORK ON A CHIP
App. No. 61/651,202
→
INTERCONNECT THAT ELIMINATES ROUTING CONGESTION AND MANAGES SIMULTANEOUS TRANSACTIONS
App. No. 13/276,041
→
FLEXIBLE NETWORK ON A CHIP
App. No. 61/536,459
→
METHODS AND APPARATUS FOR VIRTUALIZATION IN AN INTEGRATED CIRCUIT
App. No. 61/410,170
→
METHODS AND APPARATUS FOR OPTIMIZING CONCURRENCY IN MULTIPLE CORE SYSTEMS
App. No. 12/714,810
→
VARIOUS METHODS AND APPARATUS FOR CONFIGURABLE MAPPING OF ADDRESS REGIONS ONTO ONE OR MORE AGGREGATE TARGETS
App. No. 12/145,257
→
INTERCONNECT IMPLEMENTING INTERNAL CONTROLS
App. No. 60/946,096
→
VARIOUS METHODS AND APPARATUSES FOR CYCLE ACCURATE C-MODELS OF COMPONENTS
App. No. 60/940,645
→
Transaction Co-Validation Across Abstraction Layers
App. No. 11/561,815
→
Communications system and method with multilevel connection identification
App. No. 11/546,131
→
Various methods and apparatuses for an executable parameterized timing model
App. No. 11/246,809
→
METHOD AND APPARATUS FOR DECOMPOSING AND VERIFYING CONFIGURABLE HARDWARE
App. No. 11/118,044
→
Various methods and apparatuses for flexible hierarchy grouping
App. No. 11/097,027
→
METHODS AND APPARATUSES FOR GENERATING A SINGLE REQUEST FOR BLOCK TRANSACTIONS OVER A COMMUNICATION FABRIC
App. No. 10/980,844
→
METHODS AND APPARATUSES FOR DECOUPLING A REQUEST FROM ONE OR MORE SOLICITED RESPONSES
App. No. 10/980,736
→
Method and apparatus for decomposing and verifying configurable hardware
App. No. 10/976,456
→
METHOD AND APPARATUS FOR SCHEDULING A RESOURCE TO MEET QUALITY-OF-SERVICE RESTRICTIONS
App. No. 10/963,271
→
Various methods and apparatuses for time annotated transaction level modeling
App. No. 60/601,519
→
Various methods and apparatuses for width and burst conversion
App. No. 60/552,576
→
COMMUNICATIONS SYSTEM AND METHOD WITH MULTILEVEL CONNECTION IDENTIFICATION
App. No. 10/787,942
→
METHOD AND APPARATUS FOR CONFIGURING AN INTERCONNECT TO IMPLEMENT ARBITRATION
App. No. 10/678,380
→
VARIOUS METHODS AND APPARATUSES FOR INTERFACING OF A PROTOCOL MONITOR TO PROTOCOL CHECKERS AND FUNCTIONAL CHECKERS
App. No. 10/627,333
→
VARIOUS METHODS AND APPARATUSES FOR ARBITRATION AMONG BLOCKS OF FUNCTIONALITY
App. No. 10/418,370
→
Method and apparatus for round robin resource arbitration
App. No. 10/418,624
→
METHOD AND APPARATUS FOR SCHEDULING REQUESTS USING ORDERED STAGES OF SCHEDULING CRITERIA
App. No. 10/409,806
→
METHOD AND APPARATUS FOR DECOMPOSING AND VERIFYING CONFIGURABLE HARDWARE
App. No. 10/293,734
→
METHOD AND APPARATUS FOR CONFIGURABLE ADDRESS MAPPING AND PROTECTION ARCHITECTURE AND HARDWARE FOR ON-CHIP SYSTEMS
App. No. 10/288,973
→
METHOD AND APPARATUS FOR ERROR HANDLING IN NETWORKS
App. No. 10/285,987
→
METHOD AND APPARATUS FOR SPECULATIVE RESPONSE ARBITRATION TO IMPROVE SYSTEM LATENCY
App. No. 10/286,721
→
Method and apparatus for evaluating an integrated circuit model
App. No. 10/163,192
→
METHOD AND APPARATUS FOR OPTIMIZING DISTRIBUTED MULTIPLEXED BUS INTERCONNECTS
App. No. 10/146,989
→
SCALABLE LOW BANDWIDTH MULTICAST HANDLING IN MIXED CORE SYSTEMS
App. No. 10/144,073
→
ON -CHIP INTER-NETWORK PERFORMANCE OPTIMIZATION USING CONFIGURABLE PERFORMANCE PARAMETERS
App. No. 10/138,772
→
COMMUNICATION SYSTEM AND METHOD WITH CONFIGURABLE POSTING POINTS
App. No. 10/138,284
→
COMPOSING ON-CHIP INTERCONNECTS WITH CONFIGURABLE INTERFACES
App. No. 10/138,946
→
METHOD AND APPARATUS FOR COMMUNICATION USING A DISTRIBUTED MULTIPLEXED BUS
App. No. 10/060,735
→
METHOD AND APPARATUS FOR SCHEDULING A RESOURCE TO MEET QUALITY-OF-SERVICE RESTRICTIONS
App. No. 09/977,602
→
METHOD AND APPARATUS FOR SCHEDULING OF REQUESTS TO DYNAMIC RANDOM ACCESS MEMORY DEVICE
App. No. 09/977,510
→
METHOD AND APPARATUS FOR SCHEDULING REQUESTS TO A RESOURCE USING A CONFIGURABLE THRESHOLD
App. No. 09/977,600
→
Method and apparatus for system evaluation on a chip
App. No. 60/296,068
→
METHOD AND APPARATUS FOR RESPONSE MODES IN A PIPELINED ENVIRONMENT
App. No. 09/872,126
→
COMMUNICATIONS SYSTEM AND METHOD WITH NON-BLOCKING SHARED INTERFACE
App. No. 09/802,405
→