IP Library Granted Patent US 8,129,263
Granted Patent B2
US 8,129,263 · App. 13/178,331 · Granted Mar 6, 2012

Wire bond interconnection and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,129,263
App. No.
13/178,331
Filed
Jul 7, 2011
Granted
Mar 6, 2012
Kind
B2
Art Unit
2811
USPC
257/784
Abstract

A method of manufacture of a semiconductor package includes: providing a substrate; mounting a semiconductor die on the substrate, the semiconductor die having a die pad; mounting a lead finger on the substrate; attaching a support pedestal on sides of the lead finger; and attaching a wire interconnection between the die pad and the support pedestal, the wire interconnection having a ball bond on the die pad and a stitch bond on the support pedestal.

Claims (32)

1. A method of manufacture of a semiconductor package comprising:

providing a substrate;

mounting a semiconductor die on the substrate, the semiconductor die having a die pad;

mounting a lead finger on the substrate;

attaching a support pedestal on sides of the lead finger;

attaching a wire interconnection between the die pad and the support pedestal, the wire interconnection having a ball bond on the die pad and a stitch bond on the support pedestal; and

wherein attaching the support pedestal includes:

attaching the support pedestal having a bottom side coplanar with a bottom side of the lead finger; and

wherein attaching the support pedestal includes attaching the support pedestal in direct contact with the substrate.

2. The method of claim 1 wherein attaching the wire interconnection includes metallurgically bonding the wire interconnection directly to the support pedestal with the stitch bond.

3. The method of claim 1 wherein attaching the support pedestal includes attaching the support pedestal between the wire interconnection and the lead finger.

4. The method of claim 1 wherein attaching the support pedestal includes attaching the support pedestal in direct contact with a top of the lead finger.

5. The method of claim 1 wherein attaching the support pedestal includes attaching the support pedestal in direct contact with the sides of the lead finger, the sides includes a lateral side of the lead finger.

6. The method of claim 1 wherein attaching the support pedestal includes attaching the support pedestal having a concave shape.

7. The method of claim 1 wherein attaching the support pedestal includes attaching the support pedestal to be elevated above the substrate by the lead finger.

8. The method of claim 1 wherein mounting the lead frame includes mounting the lead finger, the lead finger including gold.

9. A semiconductor package comprising:

a substrate;

a semiconductor die on the substrate, the semiconductor die having a die pad;

a lead finger on the substrate;

a support pedestal on sides of the lead finger;

a wire interconnection between the die pad and the support pedestal, the wire interconnection having a ball bond on the die pad and a stitch bond on the support pedestal; and

wherein:

a bottom side of the support pedestal is coplanar with a bottom side of the lead finger; and

the support pedestal is in direct contact with the substrate.

10. The semiconductor package of claim 9 wherein the wire interconnection has a metallurgical bond directly to the support pedestal.

11. The semiconductor package of claim 9 wherein the support pedestal is between the wire interconnection and the lead finger.

12. The semiconductor package of claim 9 wherein the support pedestal is in direct contact with a top of the lead finger.

13. The semiconductor package of claim 9 wherein the sides of the lead finger in direct contact with the support pedestal includes a lateral side of the lead finger.

14. The semiconductor package of claim 9 wherein the support pedestal has a concave shape.

15. The semiconductor package of claim 9 wherein the support pedestal is elevated above the substrate by the lead finger.

16. The semiconductor package of claim 9 wherein the lead finger includes gold.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0400. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064806/0593 →
RELEASE OF SECURITY INTEREST Recorded Jun 16, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052950/0497 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →