Granted Patent
Utility
US 6,455,435
· Confirmation No. 2023
METHOD FOR FABRICATING A WIRING PLANE ON A SEMICONDUCTOR CHIP WITH AN ANTIFUSE
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2001-04-20 | TRNA |
Transmittal of New Application | 1 | View | |
| 2001-04-20 | SPEC |
Specification | 17 | View | |
| 2001-04-20 | CLM |
Claims | 3 | View | |
| 2001-04-20 | ABST |
Abstract | 1 | View | |
| 2001-04-20 | DRW |
Drawings-only black and white line drawings | 3 | View | |
| 2001-04-20 | OATH |
Oath or Declaration filed | 2 | View |
Inventors
Matthias Lehr
Dresden, GERMANY
Wolfgang Leiberg
Dresden, GERMANY
Attorneys & Agents of Record
Classification
USPC
438/694
H10W20/081
H10W20/491
H10W20/084
Prosecution
- Examiner
- CHEN, KIN CHAN
- Art Unit
- 1765
- Docket No.
- INF-538
- Confirmation No.
- 2023
Foreign Priority
100 21 098.8
·
2000-04-20
·
GERMANY
Publication
- Pub. No.
- US20020022373A1
- Pub. Date
- 2002-02-21
Patent Term Adjustment
-20days
No related applications found.
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2015-09-09
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2002-08-07
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- Patent No.
- US 6,455,435
- App. No.
- 09/839,765
- Filed
- 2001-04-20
- Granted
- 2002-09-24
- Pub. No.
- US20020022373A1
- Examiner
- CHEN, KIN CHAN
- Art Unit
- 1765
- PTA
- -20 days
External Links