IP Library › Granted Patent US 6,504,754
Granted Patent Utility
US 6,504,754 · Confirmation No. 3057

ARRAY ARCHITECTURE AND OPERATING METHODS FOR DIGITAL MULTILEVEL NONVOLATILE MEMORY INTEGRATED CIRCUIT SYSTEM

Patented Case View Patent ↗ View Publication ↗
⬇ PDF
 Code Description Pages PDF
2012-07-06 EBCC.AD Notice of Change of Address Place in File Wrapper Due to Electronic Business Center(EBC) Customer Number Update 1 View
2001-10-05 TRNA Transmittal of New Application 4 View
2001-10-05 DRW Drawings-only black and white line drawings 48 View
2001-10-05 LET. Miscellaneous Incoming Letter 1 View
2001-07-02 TRNA Transmittal of New Application 2 View
2001-07-02 A.PE Preliminary Amendment 4 View
2001-07-02 SPEC Specification 72 View
2001-07-02 CLM Claims 1 View
2001-07-02 ABST Abstract 1 View
2001-07-02 DRW Drawings-only black and white line drawings 47 View
2001-07-02 OATH Oath or Declaration filed 8 View
2001-07-02 LET. Miscellaneous Incoming Letter 3 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
Patent No.
US 6,504,754
App. No.
09/898,582
Filed
2001-07-02
Granted
2003-01-07
Pub. No.
US20020036920A1
Examiner
DINH, SON T
Art Unit
2824
PTA
-73 days