IP Library Granted Patent US 6,901,549
Granted Patent B2
US 6,901,549 · App. 10/023,200 · Granted May 31, 2005

Method for altering a word stored in a write-once memory device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,901,549
App. No.
10/023,200
Granted
May 31, 2005
Kind
B2
Abstract

The preferred embodiments described herein provide a method for altering a word stored in a write-once memory device. In one preferred embodiment, a write-once memory device is provided storing a word comprising a plurality of data bits and a plurality of syndrome bits. The word is altered by identifying X bit(s) in the word that are in an un-programmed state and switching the X bit(s) from the un-programmed state to a programmed state, where X is sufficient to introduce an uncorrectable error in the word. Other preferred embodiments are provided, and each of the preferred embodiments can be used alone or in combination with one another.

Claims (36)

1. A method for altering a word stored in a write-once memory device, the method comprising:

(a) providing a write-once memory device storing a word comprising a plurality of data bits and a plurality of syndrome bits;

(b) identifying X bit(s) in the word that are in an un-programmed state; and

(c) switching said X bit(s) in the word from the un-programmed state to a programmed state, wherein X is sufficient to introduce an uncorrectable error in the word.

2. The invention of claim 1 further comprising:

(d) attempting to correct the uncorrectable error in the word using an error protection scheme.

3. The invention of claim 2 , wherein the error protection scheme comprises error correcting code (ECC).

4. The invention of claim 2 , wherein the error protection scheme is implemented in the write-once memory device.

5. The invention of claim 2 , wherein the write-once memory device is coupled with a host device, and wherein the error protection scheme is implemented in the host device.

6. The invention of claim 1 , wherein at least some of said X bit(s) are in the plurality of data bits.

7. The invention of claim 1 , wherein at least some of said X bit(s) are in the plurality of syndrome bits.

8. The invention of claim 1 , wherein said X bit(s) are switched from the unprogrammed state to the programmed state by overwriting the word with a second word.

9. The invention of claim 1 , wherein the word is associated with a digital file stored in the write-once memory device, and wherein (b) and (c) are performed in response to a command to delete the digital file.

10. The invention of claim 1 , wherein X=1.

11. The invention of claim 1 , wherein X=2.

12. The invention of claim 1 , wherein the write-once memory device comprises a three-dimensional memory array.

13. A method for altering a word stored in a write-once memory device, the method comprising:

(a) providing a write-once memory device storing a first word comprising a first plurality of data bits and a first plurality of syndrome bits;

(b) identifying a single bit in the first plurality of data bits that is in an unprogrammed state;

(c) generating a second word comprising a second plurality of data bits and a second plurality of syndrome bits based on the second plurality of data bits, wherein all of the second plurality of data bits are in the un-programmed state except for a bit that corresponds to the single bit; and

(d) overwriting the first word with the second word.

14. The invention of claim 13 , wherein a word resulting from the overwriting comprises an uncorrectable error, and wherein the invention further comprises:

(e) attempting to correct the uncorrectable error using an error protection scheme.

15. The invention of claim 14 , wherein the error protection scheme comprises error correcting code (ECC).

16. The invention of claim 14 , wherein the error protection scheme is implemented in the write-once memory device.

17. The invention of claim 14 , wherein the write-once memory device is coupled with a host device, and wherein the error protection scheme is implemented in the host device.

18. The invention of claim 13 further comprising:

determining whether switching the single bit from the un-programmed state to the programmed state will create an uncorrectable error in a word resulting from the overwriting; and

performing (d) only if switching the single bit from the un-programmed state to the programmed state will create an uncorrectable error.

19. The invention of claim 18 further comprising:

if switching the single bit from the un-programmed state to the programmed state will not create the uncorrectable error in the word resulting from the overwriting:

identifying at least one additional bit in the first plurality of data bits that is in the un-programmed state;

generating an additional word comprising an additional plurality of data bits and an additional plurality of syndrome bits based on the additional plurality of data bits, wherein all of the additional plurality of data bits are in the unprogrammed state except for bits that correspond to the single bit and the at least one additional bit; and

overwriting the first word with the additional word.

20. The invention of claim 13 , wherein the word is associated with a digital file stored in the write-once memory device, and wherein (b)-(d) are performed in response to a command to delete the digital file.

21. The invention of claim 13 , wherein the write-once memory device comprises a three-dimensional memory array.

Assignments (10)
CHANGE OF NAME Recorded May 25, 2016
From: SANDISK TECHNOLOGIES INC
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 038807/0980 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT LISTED PATENT NUMBER 8853569 TO THE CORRECT PATENT NUMBER 8883569 PREVIOUSLY RECORDED ON REEL 038300 FRAME 0665. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Apr 25, 2016
From: SANDISK 3D LLC
To: SANDISK TECHNOLOGIES INC.
Reel/Frame 038520/0552 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2016
From: SANDISK 3D LLC.
To: SANDISK TECHNOLOGIES INC.
Reel/Frame 038300/0665 →
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECTIVE MERGER TO ADD PAGES TO THE MERGER DOCUMENT PREVIOUSLY RECORDED PREVIOUSLY RECORDED ON REEL 017544 FRAME 0769. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 2, 2007
From: MATRIX SEMICONDUCTOR, INC.
To: SANDISK 3D LLC
Reel/Frame 018950/0686 →
RELEASE Recorded Jan 10, 2007
From: SILICON VALLEY BANK
To: MATRIX SEMICONDUCTOR, INC.
Reel/Frame 018775/0973 →
RELEASE OF SECURITY INTEREST Recorded Jun 5, 2006
From: SILICON VALLEY BANK
To: SANDISK 3D LLC
Reel/Frame 017718/0550 →
MERGER Recorded Apr 28, 2006
From: MATRIX SEMICONDUCTOR, INC.
To: SANDISK 3D LLC
Reel/Frame 017544/0769 →
SECURITY AGREEMENT Recorded Jun 25, 2002
From: MATRIX SEMICONDUCTOR, INC.
To: SILICON VALLEY BANK
Reel/Frame 012994/0547 →
SECURITY AGREEMENT Recorded May 1, 2002
From: MATRIX SEMICONDUCTOR, INC.
To: VENTURE LENDING & LEASING III, INC., AS AGENT
Reel/Frame 012831/0698 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 12, 2002
From: MARCH, ROGER W.; MOORE, CHRISTOPHER S.; JOHNSON, MARK G.
To: MATRIX SEMICONDUCTOR, INC.
Reel/Frame 012690/0784 →