IP Library Granted Patent US 7,389,542
Granted Patent B2
US 7,389,542 · App. 10/246,226 · Granted Jun 17, 2008

Authentication system having a semiconductor device containing data which are difficult to analyze through illegitimate access, and semiconductor device therefor

Assignee: Rohm Co., Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,389,542
App. No.
10/246,226
Granted
Jun 17, 2008
Kind
B2
Abstract

A semiconductor device is composed of a first IC chip having a data processing function and a second IC chip having a non-volatile memory for storing confidential reference data. Both of the IC chips are provided with connection pads on the facing sides of the two chips, so that they can be bonded in a chip-on-chip configuration. Each of the connection pads of the second IC chip is located at the position of a corresponding connection pad of the first IC chip. An externally input data is compared with the reference data for verification. The input data is authenticated based on the result of the verification.

Claims (10)

1. An authentication system, comprising:

a semiconductor device having

a first IC chip having on one side thereof connection pads and having a data processing function, and

a second IC chip including a non-volatile memory for storing reference data and having on one side thereof connection pads, said second IC chip bonded on said first IC chip in a chip-on-chip configuration such that said connection pads of said second IC chip are coupled to corresponding connection pads of said first IC chip, wherein said chip-on-chip configuration is established via bumps provided between said connection pads; and

a control unit, connectable with said semiconductor device, wherein

said authentication system is adapted to compare externally input data with said reference data to verify said externally input data and authenticate said externally input data based on a result of said verification, wherein

said first IC chip is provided with a memory such that said reference data (original reference data) stored in said non-volatile memory of said second IC chip are split into two pieces and separately stored in the respective non-volatile memories of said first and the second IC chips,

said authentication system is integrating said two pieces of reference data to restore original reference data.

2. The authentication system according to claim 1 , wherein

said memory provided in said first IC chip is a non-volatile memory embedded in said first IC chip.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 17, 2020
From: ACHLYS TECHNOLOGIES INC.
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 052957/0699 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2020
From: ROHM CO., LTD.
To: ACHLYS TECHNOLOGIES INC.
Reel/Frame 052273/0877 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 18, 2002
From: NOSAKA, TAKESHI
To: ROHM CO., LTD.
Reel/Frame 013325/0894 →
Priority Claims (1)
JP 2001-299695 · Sep 28, 2001 · national
Continuity (1)
Related Publication 20030065939A1 · Apr 3, 2003