IP Library Granted Patent US 6,858,450
Granted Patent B1
US 6,858,450 · App. 10/288,871 · Granted Feb 22, 2005

Method of alternating grounded/floating poly lines to monitor shorts

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,858,450
App. No.
10/288,871
Granted
Feb 22, 2005
Kind
B1
Abstract

A method for in-line testing of a chip to include multiple independent bit Flash memory devices, includes the steps of: grounding every other polysilicon line on the chip to emulate the multiple independent bit Flash memory devices, where an oxide line reside between every two polysilicon lines; scanning the polysilicon lines with an electron beam; examining voltage contrasts between the polysilicon lines; and determining if there are consecutively grounded polysilicon lines based on the voltage contrasts. If consecutive polysilicon lines appear to be grounded, then this indicates that a bridge defect exists between two of the consecutively grounded polysilicon lines. With this method, bridge defects in multiple independent bit Flash memory devices are better detected, leading to improved yield and reliability of the devices.

Claims (26)

1. A method for in-line testing of a chip to comprise multiple independent bit Flash memory devices, comprising the steps of:

(a) grounding every other polysilicon line on the chip to emulate the multiple independent bit Flash memory devices, wherein an oxide line resides between every two polysilicon lines;

(b) scanning the polysilicon lines with an electron beam;

(c) examining voltage contrasts between the polysilicon lines; and

(d) determining if there are consecutively grounded polysilicon lines based on the voltage contrasts.

2. The method of claim 1 , further comprising:

(e) determining that a bridge defect exists between two of the consecutively grounded polysilicon lines, if there are consecutively grounded polysilicon lines.

3. The method of claim 2 , further comprising:

(f) performing further tests to determine between which two of the consecutively grounded polysilicon lines the bridge defect exists.

4. The method of claim 1 , further comprising:

(e) determining that no bridge defect exists, if there are no consecutively grounded polysilicon lines.

5. The method of claim 1 , wherein the examining step (c) is performed using a scanning electron microscope tool.

6. A method for in-line testing of a chip to comprise multiple independent bit Flash memory devices, comprising the steps of:

(a) grounding every other polysilicon line on the chip to emulate the multiple independent bit Flash memory devices, wherein oxide lines reside between each polysilicon line;

(b) scanning the polysilicon lines with an electron beam;

(c) examining voltage contrasts between the polysilicon lines;

(d) determining if there are consecutively grounded polysilicon lines based on the voltage contrasts; and

(e) determining that a bridge defect exists between two of the consecutively grounded polysilicon lines, if there are consecutively grounded polysilicon lines.

7. The method of claim 1 , further comprising:

(f) determining that no bridge defect exists, if there are no consecutively grounded polysilicon lines.

8. The method of claim 1 , wherein the examining step (c) is performed using a scanning electron microscope tool.

9. A method for detecting implant defects in a semiconductor device, comprising the steps of:

(a) providing a plurality of implant lines in a substrate;

(b) scanning the substrate with an electron beam;

(c) examining voltage contrasts in the substrate; and

(d) identifying implant defects from the voltage contrasts.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036036/0001 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 27, 2007
From: SPANSION INC.
To: SPANSION LLC
Reel/Frame 019069/0366 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2007
From: ADVANCED MICRO DEVICES, INC.
To: SPANSION INC.
Reel/Frame 019047/0718 →