IP Library Granted Patent US 6,845,554
Granted Patent B2
US 6,845,554 · App. 10/298,837 · Granted Jan 25, 2005

Method for connection of circuit units

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,845,554
App. No.
10/298,837
Granted
Jan 25, 2005
Kind
B2
Abstract

The invention creates a method for connection of circuit units ( 101 a -10 n ) which are arranged on a wafer ( 100 ), in which the wafer ( 100 ) is fitted to a first film ( 102 a ), the wafer ( 100 ) is sawn such that the circuit units ( 101 a -101 n ) which are arranged on the wafer ( 100 ) are separated, the functional circuit units ( 101 d ) are picked up by means of a handling device ( 101 ) and are placed down on a second film ( 102 b ) by means of the handling device ( 103 ), so as to produce a separation distance which can be predetermined between connection contacts of the circuit units ( 101 d ).

Claims (12)

1. A method for connection of circuit units, which are arranged on a wafer having the following steps:

a) fitting the wafer to a first film;

b) sawing the wafer such that the circuit units which are arranged on the wafer are separated;

c) picking UP functional circuit units by means of a handling device;

d) placing down the picked up functional circuit unit on a second film by means of the handling device; and

e) creating a modified wafer, which has only functional circuit units and in which the distance between individual adjacent functional circuit units is greater as compared to the wafer, wherein connection contacts which are arranged on a connection unit are produced outside the silicon surface of the functional circuit unit such that a standard separation distance of the connection contacts is provided.

2. The method as claimed in claim 1 , comprising producing a lateral dimension change in the modified wafer by incorporating at least one cutout.

3. The method as claimed in claim 1 , comprising packaging the functional circuit units which are arranged on the modified wafer using an encapsulation compound.

4. The method as claimed in claim 1 , comprising fitting connection units to those surfaces of the functional circuit units which are not covered with the encapsulation compound.

5. The method as claimed in claim 1 , comprising arranging connection contacts for connection of the functional circuit units on the connection units.

6. The method as claimed in claim 1 , comprising sawing the modified wafer to separate the functional circuit units which are arranged on the modified wafer.

7. The method as claimed in claim 1 , the contact-making pressure which acts on the connection contacts and/or on the connection units is reduced by the at least one cutout when making contact with the functional circuit units which are obtained.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 8, 2015
From: INFINEON TECHNOLOGIES AG
To: POLARIS INNOVATIONS LIMITED
Reel/Frame 036818/0583 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2015
From: QIMONDA AG
To: INFINEON TECHNOLOGIES AG
Reel/Frame 035623/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2010
From: INFINEON TECHNOLOGIES AG
To: QIMONDA AG
Reel/Frame 023773/0457 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 10, 2003
From: FRANKOWSKY, GERD; HEDLER, HARRY; IRSIGLER, ROLAND; MEYER, THORSTEN; VAZQUEZ, BARBARA
To: INFINEON TECHNOLOGIES AG
Reel/Frame 013750/0349 →