IP Library Granted Patent US 6,970,375
Granted Patent B2
US 6,970,375 · App. 10/330,170 · Granted Nov 29, 2005

Providing a reference voltage to a cross point memory array

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,970,375
App. No.
10/330,170
Granted
Nov 29, 2005
Kind
B2
Abstract

Providing a reference voltage to a cross point memory array. The invention is a cross point memory array and some peripheral circuitry that, when activated, provides a reference voltage to a cross point array in order to prevent unselected conductive array lines from floating to an undesired voltage. The peripheral circuitry can be activated before, after or during selection of a specific memory plug. If the peripheral circuitry is activated during selection, only the unselected conductive array lines should be brought to the reference voltage. Otherwise, all the conductive array lines can be brought to the reference voltage.

Claims (42)

1. An apparatus comprising:

a first layer of conductive array lines, the conductive array lines being arranged so that they do not come into direct contact with each other;

a second layer of conductive array lines, the conductive array lines being arranged so that they do not come into direct contact with either each other or any of the conductive array lines of the first layer;

a plurality of memory plugs located at the intersections of the first layer of conductive array lines and the second layer of conductive array lines, each memory plug being in electrical contact with one of the conductive array lines from the first layer and one of the conductive array lines from the second layer such that each memory plug is associated with a unique pair of conductive array lines; and

circuitry in electrical contact with the conductive array lines that provides a reference voltage to the conductive array lines when activated;

wherein a single memory plug can be selected by

selecting a unique pair of conductive array lines that is associated with the single memory plug, the unique pair consisting of a first layer conductive array line and a second layer conductive array line;

applying a first select voltage to the first layer conductive array line; and

applying a second select voltage to the second layer conductive array line.

2. The apparatus of claim 1 , wherein the reference voltage is applied to unselected conductive array lines.

3. The apparatus of claim 2 , wherein the reference voltage providing circuitry includes a plurality of transistors, each transistor being capable of bringing a single conductive array line to the reference voltage when turned on.

4. The apparatus of claim 3 , wherein the reference voltage providing circuitry includes a plurality of pass devices, each pass device being capable of bringing a single conductive array line to the reference voltage when turned on.

5. The apparatus of claim 3 , wherein the reference voltage is not applied while the unique pair of conductive array lines is being selected.

6. The apparatus of claim 5 , wherein the reference voltage is applied to all of the conductive array lines.

7. The apparatus of claim 3 , wherein the reference voltage is applied while the unique pair of conductive array lines is being selected.

8. The apparatus of claim 7 , wherein

a first layer select signal is used to select the first layer conductive array line; and

the first layer select signal is also used to prevent the transistor associated with first layer conductive array line from turning on.

9. The apparatus of claim 8 , wherein

the inverse of the first layer select signal is used as a gate voltage to the transistor associated with first layer conductive array line.

10. The apparatus of claim 1 , wherein

the reference voltage is not applied while the unique pair of conductive array lines is being selected; and

activation of the reference voltage providing circuitry brings all conductive array lines to the reference voltage.

11. The apparatus of claim 1 , further comprising:

a plurality of first layer selection circuitry, each first layer selection circuitry:

being in electrical contact with a group of conductive array lines on the first layer;

being capable of providing a first select voltage to any first layer conductive array line within the group; and

a plurality of second layer selection circuitry, each second layer selection circuitry:

being in electrical contact with a group of conductive array lines on the second layer;

being capable of providing a second select voltage to any second layer conductive array line within the group; and

wherein

the first layer selection circuitry has integrated the reference voltage providing circuitry such that the first layer selection circuitry can provide either a select voltage to a first layer conductive array line within its associated group of conductive array lines or provide a reference voltage to its associated group of conductive array lines; and

the second layer selection circuitry has integrated the reference voltage providing circuitry such that the second layer selection circuitry can provide either a select voltage to a second layer conductive array line within its associated group of conductive array lines or provide a reference voltage to its associated group of conductive array lines.

12. The apparatus of claim 11 , wherein the reference voltage is, while the unique pair of conductive array lines are being selected, applied to the groups of conductive array lines that are not associated with the unique pair of conductive array lines.

13. The apparatus of claim 11 , wherein the reference voltage is not applied to the conductive array lines during the selection of the unique pair of conductive array lines.

14. The apparatus of claim 1 , wherein the reference voltage is ground.

15. A method of selecting a single memory plug on a cross point memory array and preventing unselected conductive array lines from floating to an undesired voltage comprising:

selecting a unique pair of conductive array lines associated with the single memory plug, the unique pair consisting of a first layer conductive array line and a second layer conductive array line;

applying a first select voltage to the first layer conductive array line; and

applying a second select voltage to the second layer conductive array line; and

providing a reference voltage to the unselected conductive array lines.

16. A method of claim 15 , wherein the reference voltage is not applied while the unique pair of conductive array lines is being selected.

Assignments (4)
RELEASE Recorded Apr 9, 2012
From: SILICON VALLEY BANK; GOLD HILL CAPITAL
To: UNITY SEMICONDUCTOR, INC.
Reel/Frame 028132/0675 →
SECURITY AGREEMENT Recorded Apr 13, 2009
From: UNITY SEMICONDUCTOR CORPORATION
To: GOLD HILL CAPITAL
Reel/Frame 023129/0669 →
MERGER Recorded Jul 28, 2005
From: UNITY SEMICONDUCTOR CORPORATION
To: UNITY SEMICONDUCTOR CORPORATION
Reel/Frame 016323/0107 →
RE-RECORD TO CORRECT THE ASSIGNEE'S ADDRESS, PREVIOUSLY RECORDED ON REEL 103641 FRAME 0785, ASSISGNOR CONFIRMS THE ASSIGNMENT OF THE ENTIRE INTEREST. Recorded Jul 15, 2003
From: RINERSON, DARRELL; CHEVALLIER, CHRISTOPHE J.; LONGCOR, STEVEN W.; WARD, EDMOND R.; KINNEY, WAYNE; HSIA, STEVE KUO-REN
To: UNITY SEMICONDUCTOR CORPORATION
Reel/Frame 014264/0134 →