IP Library Granted Patent US 6,906,580
Granted Patent B2
US 6,906,580 · App. 10/464,100 · Granted Jun 14, 2005

Method of forming a reference voltage generator and structure therefor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,906,580
App. No.
10/464,100
Granted
Jun 14, 2005
Kind
B2
Abstract

A reference voltage generator ( 10 ) is formed to include a bipolar current mirror the forms an output current ( 24 ) that is a function of a Vbe voltage of a reference transistor ( 14 ) and the difference between the Vbe voltage of the reference transistor ( 14 ) and a difference transistor ( 19 ).

Claims (17)

1. A method of forming a reference voltage generator comprising:

forming a bipolar transistor current mirror to generate an output current that is a function of both a value of a first Vbe voltage of a reference transistor of the bipolar transistor current mirror plus a value of a difference between the value of the first Vbe voltage and a value of a second Vbe voltage of a difference transistor of the bipolar transistor current mirror including coupling the reference transistor and the difference transistor to generate a reference current proportional to the first Vbe voltage of the reference transistor, coupling the difference transistor to receive a first portion of the reference current as a difference current, coupling the reference transistor to receive a second portion of the reference current as a remainder current, and coupling a Vbe resistor to the reference transistor and the difference transistor to receive the first Vbe voltage and responsively form a Vbe current to flow through the Vbe resistor as a third portion of the reference current.

2. The method of claim 1 wherein coupling the reference transistor and the difference transistor to generate the reference current includes coupling a reference resistor to the reference transistor and the difference transistor to form the reference current to flow through the reference resistor.

3. The method of claim 1 wherein coupling the difference transistor to receive the first portion of the reference current as the difference current includes forming the difference transistor to generate the difference current as a function of the difference between the value of the first Vbe voltage and the value of the second Vbe voltage of the difference transistor.

4. The method of claim 3 further including forming the difference transistor to generate the second Vbe voltage less than the first Vbe voltage.

5. The method of claim 3 wherein forming the difference transistor to generate the difference current as the function of the difference between the value of the first Vbe voltage and the value of the second Vbe voltage of the difference transistor includes coupling a difference resistor to receive the difference current from the difference transistor.

6. The method of claim 1 further including forming a mirror transistor of the bipolar transistor current mirror to receive the first Vbe voltage of the reference transistor and responsively generate a third Vbe voltage having the value of the first Vbe voltage and responsively generate the output current equal to the remainder current.

7. The method of claim 6 further including coupling a mirror resistor to the mirror transistor so that the output current flow is through the mirror resistor and the mirror transistor.

8. A reference voltage generator structure comprising:

a first transistor having a first current carrying electrode coupled to a control electrode, and a second current carrying electrode connected to a voltage return;

a first resistor having a first terminal coupled to the first current carrying electrode of the first transistor, and a second terminal coupled to a voltage input;

a second transistor having a control electrode connected to the control electrode of the first transistor and to a first current carrying electrode, and a second current carrying electrode;

a second resistor having a first terminal connected to the second current carrying electrode of the second transistor, and a second terminal connected to the voltage return;

a third transistor having a control electrode connected to the control electrode of the first transistor, a first current carrying electrode connected to the voltage return, and a second current carrying electrode connected to a voltage output; and

a third resistor having a first terminal connected to the voltage output, and a second terminal connected to the voltage input.

9. The reference voltage generator structure of claim 8 further including a fourth transistor having a first current carrying electrode coupled to a control electrode, and a second current carrying electrode connected to the voltage return; a fourth resistor having a first terminal connected to the first current carrying electrode of the fourth transistor, and a second terminal connected to the voltage input; a fifth transistor having a first current carrying electrode connected to the voltage return, a control electrode connected to the control electrode of the fourth transistor, and a second current carrying electrode coupled to the voltage output; a fifth resistor having a first terminal connected to the control electrode of the fourth transistor, and a second terminal connected to the voltage return; and a sixth transistor having a control electrode connected to the control electrode of the fourth transistor, a first current carrying electrode connected to the voltage return, and a second current carrying electrode contend to the first current carrying electrode of the first transistor.

10. The reference voltage generator structure of claim 8 further including a sixth resistor having a first terminal connected to the control electrode of the first transistor and a second terminal connected to the voltage return.

Assignments (5)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
RELEASE OF SECURITY INTEREST Recorded May 6, 2016
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT AND COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038631/0345 →
RELEASE OF SECURITY INTEREST Recorded May 6, 2016
From: JPMORGAN CHASE BANK, N.A. (ON ITS BEHALF AND ON BEHALF OF ITS PREDECESSOR IN INTEREST, CHASE MANHATTAN BANK)
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038632/0074 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →