IP Library › Granted Patent US 6,765,844
Granted Patent Utility
US 6,765,844 · Confirmation No. 2256

SEMICONDUCTOR MEMORY DEVICE HAVING A HIERARCHICAL I/O STRUCTURE

Patented Case View Patent ↗ View Publication ↗
⬇ PDF
 Code Description Pages PDF
2004-06-03 IFEE Issue Fee Payment (PTO-85B) 1 View
2004-03-03 NOA Notice of Allowance and Fees Due (PTOL-85) 7 View
2004-03-03 892 List of references cited by examiner 1 View
2004-03-03 1449 List of References cited by applicant and considered by examiner 1 View
2004-03-03 IIFW Issue Information including classification, examiner, name, claim, renumbering, etc. 1 View
2004-03-03 FWCLM Index of Claims 1 View
2004-03-03 SRNT Examiner's search strategy and results 1 View
2004-02-27 SRNT Examiner's search strategy and results 2 View
2004-02-20 WFEE Fee Worksheet (SB06) 1 View
2004-02-20 FWCLM Index of Claims 1 View
2003-09-10 TRNA Transmittal of New Application 2 View
2003-09-10 SPEC Specification 59 View
2003-09-10 CLM Claims 10 View
2003-09-10 ABST Abstract 1 View
2003-09-10 DRW Drawings-only black and white line drawings 15 View
2003-09-10 OATH Oath or Declaration filed 4 View
2003-09-10 A.PE Preliminary Amendment 1 View
2003-09-10 SPEC Specification 1 View
2003-09-10 CLM Claims 10 View
2003-09-10 REM Applicant Arguments/Remarks Made in an Amendment 2 View
2003-09-10 IDS Information Disclosure Statement (IDS) Form (SB08) 3 View
2003-09-10 WFEE Fee Worksheet (SB06) 1 View
2003-09-10 WFEE Fee Worksheet (SB06) 1 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
Patent No.
US 6,765,844
App. No.
10/658,396
Filed
2003-09-10
Granted
2004-07-20
Pub. No.
US20040047229A1
Examiner
PHUNG, ANH K
Art Unit
2824
PTA
0 days