IP Library Granted Patent US 7,067,883
Granted Patent B2
US 7,067,883 · App. 10/699,321 · Granted Jun 27, 2006

Lateral high-voltage junction device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,067,883
App. No.
10/699,321
Granted
Jun 27, 2006
Kind
B2
Abstract

A lateral high-voltage junction device for over-voltage protection of an MOS circuit includes a substrate having a first junction region separated from a second junction region by a substrate region. An MOS gate electrode overlies the substrate region and is separated therefrom by a gate dielectric layer. Sidewall spacers reside adjacent to opposing sides of the MOS gate electrode and overlie the substrate region. The substrate region is defined by a junction-free semiconductor region between the first and second junction regions. An input protection circuit employs the lateral high-voltage junction device to transfer voltage transients to a ground node.

Claims (16)

1. An input protection circuit comprising:

a voltage supply node and a ground node;

an MOS circuit coupled to the voltage supply node and to the ground node;

a transistor coupled to the voltage supply node and to the ground node in parallel with the MOS circuit and having a first junction region coupled to the voltage supply node, a second junction region coupled to the ground node, a junction-free substrate region between the first and second junction regions, an MOS gate electrode overlying the substrate region and separated therefrom by a gate oxide layer, and dielectric sidewall spacers adjacent to opposing sides of the MOS gate electrode and overlying the junction-free substrate region;

a compensating diode coupled to the voltage supply node and to the ground node in parallel with the MOS circuit and the transistor; and

wherein the second junction region and the substrate region comprise a semiconductor material of the same conductivity type.

2. The input protection circuit of claim 1 wherein the transistor comprises a plurality of 1 to N forward biased diodes connected in series, such that the first junction region of the first diode is coupled to the voltage supply node and the second junction region of the Nth diode is coupled to the ground node.

3. A circuit comprising:

an MOS circuit coupled to a voltage supply node and a ground node;

a lateral high-voltage junction device for over voltage protection of the MOS circuit, the device coupled to the voltage supply and ground node in parallel with the MOS circuit, the device comprising:

a substrate having a first junction region separated from a second junction region by a uniformly doped substrate region extending from the first junction region to the second junction region;

an MOS gate electrode overlying the uniformly doped substrate region and separated therefrom by a gate oxide layer; and

dielectric sidewall spacers adjacent to opposing sides of the MOS gate electrode and overlying the uniformly doped substrate region; and

a compensating diode coupled to the voltage supply and ground node in parallel with the MOS circuit and the lateral high-voltage junction device.

4. The circuit of claim 3 , wherein the first junction region and the substrate region comprise semiconductor materials of different conductivity types, the first junction being coupled to the voltage supply node, and the second junction and the substrate region comprise a semiconductor material of the same conductivity types, the second junction being coupled to the ground node.

5. The circuit of claim 3 , wherein the first junction region comprises an anode and the second junction region comprises a cathode, and wherein the anode and the cathode have an opposite conductivity type.

Assignments (3)
SECURITY INTEREST Recorded May 21, 2019
From: LATTICE SEMICONDUCTOR CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 049980/0786 →
RELEASE OF SECURITY INTEREST Recorded May 21, 2019
From: JEFFERIES FINANCE LLC
To: LATTICE SEMICONDUCTOR CORPORATION; SILICON IMAGE, INC.; SIBEAM, INC.; DVDO, INC.
Reel/Frame 049827/0326 →
SECURITY INTEREST Recorded Mar 18, 2015
From: LATTICE SEMICONDUCTOR CORPORATION; SIBEAM, INC.; SILICON IMAGE, INC.; DVDO, INC.
To: JEFFERIES FINANCE LLC
Reel/Frame 035222/0866 →