IP Library Granted Patent US 7,253,110
Granted Patent B2
US 7,253,110 · App. 10/701,341 · Granted Aug 7, 2007

Method and apparatus for forming a barrier metal layer in semiconductor devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,253,110
App. No.
10/701,341
Granted
Aug 7, 2007
Kind
B2
Abstract

A method and apparatus for forming a barrier metal layer in semiconductor devices are disclosed. A disclosed method for forming a barrier metal layer in a semiconductor device forms an interlayer insulating layer on a front face of a semiconductor substrate having a contact area and patterns the interlayer insulating layer to open the contact area. The disclosed method further places the semiconductor substrate in a chamber, injects reactant gas and precursor into the chamber, transforms the gas into plasma gas and causes the plasma gas to react with the precursor to form a single TiSiN film covering the contact area.

Claims (13)

1. A method for forming a barrier metal layer in a semiconductor device, comprising:

forming an interlayer insulating layer on a front face of a semiconductor substrate having a contact area;

patterning the interlayer insulating layer to open the contact area;

placing the substrate in a chamber having a process space divided into a first section and a second section by a partition, wherein the partition includes a plurality of through holes;

injecting reactant gas into the first section and precursor into the second section;

transforming the reactant gas into plasma gas; and

causing the plasma gas to react with the precursor to form a single TiSiN film covering the contact area wherein the holes allow selective passage of reactant gas that is transformed into plasma toward the second section in order to minimize plasma damage and unnecessary impurities to the semiconductor substrate.

2. A method as defined in claim 1 , wherein the substrate is placed in the second section of the chamber.

3. A method as defined in claim 1 , wherein the precursor is vaporized before being injected.

4. A method as defined in claim 1 , wherein plasma-based gas is further injected into the first section.

5. A method as defined in claim 4 , wherein the plasma-based gas is N 2 +Ar or N 2 +H 2 .

6. A method as defined in claim 1 , wherein the precursor is one of Tetra Di-Ethyl Amido Titanium (TDEAT) and Tetra Di-Methyl Amido Titanium (TDMAT).

7. A method as defined in claim 1 , wherein the reactant gas comprises SiH 4 and NH 3 .

Assignments (3)
CHANGE OF NAME Recorded Jun 6, 2006
From: DONGBU ANAM SEMICONDUCTORS, INC
To: DONGBU ELECTRONICS CO., LTD.
Reel/Frame 017718/0964 →
MERGER Recorded May 31, 2005
From: DONGBU SEMICONDUCTOR INC.
To: DONGBUANAM SEMICONDUCTOR, INC.
Reel/Frame 016593/0667 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2003
From: KO, SANGTAE
To: DONGBU ELECTRONICS CO., LTD
Reel/Frame 014739/0662 →