IP Library Granted Patent US 6,949,423
Granted Patent B1
US 6,949,423 · App. 10/723,004 · Granted Sep 27, 2005

MOSFET-fused nonvolatile read-only memory cell (MOFROM)

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,949,423
App. No.
10/723,004
Granted
Sep 27, 2005
Kind
B1
Abstract

With directly biasing drain to source in a floating-gate N-MOSFET, a new MOSFET-fused nonvolatile ROM cell (MOFROM) is provided by tunneling-induced punch through of the drain junction to the source. The MOFROM is completely compatible with the mainstream standard CMOS process. The standard MOSFET presents an “OFF” state before the burning and an “ON” state with a stable low-resistance path after the burning.

Claims (12)

1. A method of operating a transistor device comprising:

floating a gate electrode of the transistor device;

applying a voltage between a drain and a source electrode of the transistor device to cause a burned region in a channel region of the transistor device, even after the voltage is removed.

2. The method of claim 1 wherein the burned region provides a low impedance path between the drain and source electrodes.

3. The method of claim 1 wherein the burned region extends from the drain to the source and has a deeper depth closer to the drain than the source electrode.

4. The method of claim 1 wherein an impedance for the transistor device is about five times or greater than that for transistor device with the burned region.

5. A method of operating an electronic system comprising programming one or more transistor devices according to the method recited in claim 1 .

6. The method of claim 1 wherein the transistor device has a width of 0.22 microns or less and a length of 0.13 microns or less.

7. The method of claim 1 wherein the transistor device is at least one of a MOSFET transistor, n-type MOSFET transistor, or p-type MOSFET transistor.

8. The method of claim 1 wherein the applying a voltage comprises:

applying a breakdown voltage to the drain electrode of the transistor device; and

after applying the breakdown voltage, applying a burning voltage to the drain electrode of the transistor device, wherein the burning voltage is greater than the breakdown voltage.

Assignments (10)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2020
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE, LTD.
Reel/Frame 053179/0320 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 17, 2020
From: CAVIUM, LLC
To: CAVIUM INTERNATIONAL
Reel/Frame 051948/0807 →
CHANGE OF NAME Recorded Jan 11, 2019
From: CAVIUM, INC.
To: CAVIUM, LLC
Reel/Frame 049367/0717 →
RELEASE OF SECURITY INTEREST Recorded Jul 6, 2018
From: JP MORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: CAVIUM, INC; CAVIUM NETWORKS LLC; QLOGIC CORPORATION
Reel/Frame 046496/0001 →
RELEASE OF SECURITY INTEREST Recorded Jan 26, 2017
From: VENTURE LENDING & LEASING IV, INC.
To: CELESTIAL SEMICONDUCTOR, LTD
Reel/Frame 041513/0188 →
SECURITY AGREEMENT Recorded Aug 17, 2016
From: CAVIUM, INC.; CAVIUM NETWORKS LLC
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 039715/0449 →
CHANGE OF NAME Recorded Jun 19, 2012
From: CAVIUM NETWORKS, INC.
To: CAVIUM, INC.
Reel/Frame 028401/0382 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2011
From: CELESTIAL SEMICONDUCTOR LTD.
To: CAVIUM NETWORKS, INC.
Reel/Frame 026375/0778 →
SECURITY AGREEMENT Recorded Oct 24, 2006
From: CELESTIAL SEMICONDUCTOR, LTD.
To: VENTURE LENDING & LEASING IV, INC.
Reel/Frame 018454/0035 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 20, 2004
From: MA, PINGXI; FU, DANIEL
To: OAKVALE TECHNOLOGY
Reel/Frame 014895/0387 →