IP Library Granted Patent US 7,585,774
Granted Patent B2
US 7,585,774 · App. 10/728,706 · Granted Sep 8, 2009

Method for fabricating metal line of semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,585,774
App. No.
10/728,706
Granted
Sep 8, 2009
Kind
B2
Abstract

The present invention is directed to a method for fabricating a metal line of a semiconductor device. The method comprises the steps of forming an insulation layer, a metal layer and an organic anti-reflection coating in order on a semiconductor substrate on which devices or lower lines are formed, forming a photoresist pattern having an opening of certain width on the organic anti-reflection coating, forming a buffer layer of certain thickness on the photoresist pattern, and selectively removing the metal layer at a lower side of the opening by performing a dry etching process.

Claims (12)

1. A method for fabricating a metal line of a semiconductor device, comprising the steps of:

a) forming an insulation layer on a semiconductor substrate on which devices or lower lines are formed;

b) forming a metal layer on the insulation layer;

c) forming a photoresist pattern having an opening of less than or equal to 0.26 μm width on the metal layer, wherein said photoresist has a thickness of less than 9000 Å;

d) forming a buffer layer on the photoresist pattern, including in the opening, wherein the buffer layer comprises an oxide film of PE family; and

e) selectively removing the metal layer at a lower side of the opening by dry etching to form a plurality of metal lines such that a dimension between adjacent metal lines is less than said certain width of said opening.

2. A method for fabricating a metal line of a semiconductor device, comprising the steps of;

a) forming an insulation layer on a semiconductor substrate on which devices or lower lines are formed;

b) forming a metal layer on the insulation layer;

c) forming a photoresist pattern having an opening of less than or equal to 0.26 μm width on the metal layer, wherein said photoresist has a thickness of less than 9000 Å;

d) forming a buffer layer on the photoresist pattern, including in the opening, wherein the buffer layer comprises an oxide film of PE family and has a thickness of 180 to 230 Å; and

e) selectively removing the metal layer at a lower side of the opening by dry etching to form a plurality of metal lines such that a dimension between adjacent metal lines is less than said certain width of said opening.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR PREVIOUSLY RECORDED ON REEL 017749 FRAME 0335. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNOR SHOULD BE "DONGBUANAM SEMICONDUCTOR INC.". Recorded Jun 21, 2006
From: DONGBUANAM SEMICONDUCTOR INC.
To: DONGBU ELECTRONICS CO., LTD.
Reel/Frame 017821/0670 →
CHANGE OF NAME Recorded Jun 8, 2006
From: DONGANAM SEMICONDUCTOR INC.
To: DONGBU ELECTRONICS CO., LTD.
Reel/Frame 017749/0335 →
MERGER Recorded May 31, 2005
From: DONGBU ELECTRONICS CO., LTD
To: DONGBUANAM SEMICONDUCTOR INC.
Reel/Frame 016292/0146 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 5, 2003
From: LEE, KANG-HYUN
To: DONGBU ELECTRONICS CO., LTD.
Reel/Frame 014777/0438 →