IP Library Granted Patent US 7,026,211
Granted Patent B1
US 7,026,211 · App. 10/795,890 · Granted Apr 11, 2006

Semiconductor component and method of manufacture

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,026,211
App. No.
10/795,890
Granted
Apr 11, 2006
Kind
B1
Abstract

A semiconductor component having smooth, void-free conductive layers and a method for manufacturing the semiconductor component. Surface features such as gate structures are formed on a semiconductor substrate. A layer of insulating material is formed on the gate structures and a layer of polysilicon is formed on the layer of insulating material. The layer of polysilicon is annealed in a hydrogen ambient to redistribute the silicon atoms of the polysilicon layer. Redistribution of the atoms fills voids that may be present in the layer of polysilicon and smoothes the surface of the layer of polysilicon. Another layer of polysilicon is formed over the annealed layer of polysilicon. This polysilicon layer is annealed in a hydrogen ambient to redistribute the silicon atoms and smooth the surface of the polysilicon layer, thereby forming a subsequently annealed polysilicon layer. Control gate structures are formed from the subsequently annealed polysilicon layer.

Claims (29)

1. A method for manufacturing a semiconductor component, comprising:

providing a semiconductor substrate having a major surface;

forming first and second surface features over the major surface;

forming a first polysilicon layer over the first and second surface features; and

redistributing the first polysilicon layer in at least the region between the first and second surface features.

2. The method of claim 1 , wherein redistributing the first polysilicon layer comprises annealing the first polysilicon layer.

3. The method of claim 2 , wherein annealing the first polysilicon layer comprises annealing the first polysilicon layer in an ambient comprising hydrogen.

4. The method of claim 3 , wherein annealing the first polysilicon layer includes heating the first polysilicon layer to a temperature ranging between approximately 750 degrees Celsius and approximately 1,100 degrees Celsius.

5. The method of claim 2 , further including forming a second polysilicon layer over the first polysilicon layer.

6. The method of claim 5 , further including redistributing the second polysilicon layer.

7. The method of claim 6 , wherein redistributing the second polysilicon layer includes annealing the second polysilicon layer in a hydrogen ambient.

8. The method of claim 7 , wherein annealing the second polysilicon layer includes heating the second polysilicon layer to a temperature of at least 750 degrees Celsius.

9. A method for manufacturing a semiconductor component, comprising:

providing a semiconductor substrate having a major surface;

forming a first dielectric material on the major surface;

forming first and second conductors over first and second portions of the first dielectric material, the first and second conductors having a gap therebetween;

forming a second dielectric material over the first and second conductors;

forming a first layer of polysilicon over the first and second conductors; and

repositioning atoms of the first layer of polysilicon.

10. The method of claim 9 , wherein forming the first and second conductors comprises:

forming a second layer of polysilicon over the first dielectric material; and

patterning the second layer of polysilicon over the first dielectric material to form the first and second conductors.

11. The method of claim 9 , wherein forming the first layer of polysilicon over the first and second conductors comprises forming a third dielectric material on the first and second conductors and forming the first layer of polysilicon on the third dielectric material.

12. The method of claim 11 , wherein repositioning atoms of the first layer of polysilicon comprises annealing the first layer of polysilicon.

13. The method of claim 11 , wherein repositioning atoms of the first layer of polysilicon comprises heating the first layer of polysilicon to a temperature of at least 750 degrees Celsius.

14. The method of claim 11 , further including forming a second layer of polysilicon over the first layer of polysilicon.

15. The method of claim 14 , further including annealing the second layer of polysilicon.

16. The method of claim 11 , wherein forming the first layer of polysilicon includes forming the first layer of polysilicon to have a thickness ranging between a monolayer of polysilicon and about 300 Angstroms.

17. The method of claim 9 , wherein repositioning atoms of the first layer of polysilicon includes repositioning the atoms in an ambient comprising hydrogen.

Assignments (9)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
RELEASE OF SECURITY INTEREST Recorded May 7, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 049109/0573 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2019
From: CYPRESS SEMICONDUCTOR CORPORATION
To: LONGITUDE FLASH MEMORY SOLUTIONS LTD.
Reel/Frame 049086/0803 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036038/0001 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
CHANGE OF NAME Recorded Apr 1, 2010
From: FASL LLC
To: SPANSION LLC
Reel/Frame 024170/0300 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 8, 2004
From: SUGINO, RINJI; JEON, JOONG S.; OGLE, JR., ROBERT B.
To: FASL LLC
Reel/Frame 015064/0851 →