IP Library Granted Patent US 7,234,030
Granted Patent B1
US 7,234,030 · App. 10/809,180 · Granted Jun 19, 2007

Table-based scheduler for FIFOs and the like

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,234,030
App. No.
10/809,180
Granted
Jun 19, 2007
Kind
B1
Abstract

A scheduler for a set of data packet storage devices (e.g., FIFOs) implements a scheduling algorithm embodied in a look-up table (LUT) that identifies the next FIFO to select for service based on the current status of the FIFOs. In one embodiment, in addition to a memory device used to store the LUT, the scheduler has (1) a latch adapted to store and forward the LUT output and (2) an extractor that implements a finite state machine that determines (1) when to enable the latch and (2) when to forward the identification of the next FIFO to select for service to the set of FIFOs. Using a LUT enables relatively complicated scheduling algorithms to be implemented for relatively large numbers of FIFOs without significantly increasing the execution time of the scheduler.

Claims (34)

1. A scheduler for a plurality of FIFOs, the scheduler comprising:

a ROM adapted to store a look-up table (LUT) that maps an input address to a LUT output, wherein:

the input address corresponds to current status of one or more of the FIFOs; and

the LUT output identifies a next FIFO to select for service and whether the next FIFO has data available for service;

a latch adapted to store and forward the LUT output; and

a finite state machine (FSM) implemented using combinatorial feedback logic and adapted to receive the forwarded LUT output from the latch and to generate (1) a latch enable (LE) control signal that enables the latch to forward the LUT output and (2) a read enable (RE) control signal that identifies which one or more FIFOs are to be serviced.

2. The invention of claim 1 , wherein the FSM comprises an FSM having an IDLE state and an EXTRACT state, wherein:

when the FSM is in the IDLE state and a currently selected FIFO has no data available for service, the FSM sets the LE control signal to enable the latch to forward the LUT output; and

when the FSM is in the EXTRACT state and service of the currently selected FIFO is completed, the FSM sets the LE control signal to enable the latch to forward the LUT output.

3. The invention of claim 2 , wherein:

when the FSM is in the IDLE state and at least one FIFO has data available for service, the FSM transitions to the EXTRACT state; and

when the FSM is in the EXTRACT state and no FIFO has data available for service, the FSM transitions to the IDLE state.

4. The invention of claim 1 , wherein the current status of the one or more FIFOs comprises an indication of whether each FIFO has data available for service and an indication of which FIFO is currently selected for service.

5. The invention of claim 4 , wherein a FIFO has data available for service when the FIFO currently stores more than a specified threshold number of data packets.

6. The invention of claim 1 , wherein the FSM is further adapted to receive service status information from the FIFOs.

7. The invention of claim 6 , wherein the service status information comprises an indication of completion of service of the currently selected FIFO.

8. A method for scheduling service for a plurality of FIFOs, the method comprising:

accessing a look-up table (LUT) stored in a ROM with an input address to retrieve a LUT output, wherein:

the input address corresponds to current status of one or more of the FIFOs; and

the LUT output identifies a next FIFO to select for service and whether the FIFO has data available for service;

storing and forwarding the LUT output based on a received latch enable (LE) control signal;

with a finite state machine (FSM) implemented using combinatorial feedback logic;

generating the LE control signal based on the forwarded LUT output; and

generating a read enable (RE) control signal that identifies which one or more of FIFOs are to be serviced, based on the forwarded LUT output.

9. The invention of claim 8 , wherein the LE and RE control signals are generated using an FSM having an IDLE state and an EXTRACT state, wherein:

when the FSM is in the IDLE state and a currently FIFO has no data available for service, the LE control signal is set to forward the LUT output; and

when the FSM is in the EXTRACT state and service of the currently selected FIFO is completed, the LE control signal is set to forward the LUT output.

10. The invention of claim 9 , wherein:

when the FSM is in the IDLE state and at least one FIFO has data available for service, the FSM transitions to the EXTRACT state; and

when the FSM is in the EXTRACT state and no FIFO has data available for service, the FSM transitions to the IDLE state.

11. The invention of claim 8 , wherein the current status of the one or more FIFOs comprises an indication of whether each FIFO has data available for service and an indication of which FIFO is currently selected for service.

12. The invention of claim 11 , wherein a FIFO has data available for service when the FIFO currently stores more than a specified threshold number of data packets.

13. The invention of claim 8 , wherein the LE and RE control signals are generated based on service status information from the FIFOs.

14. The invention of claim 13 , wherein the service status information comprises an indication of completion of service of the currently selected FIFO.

Assignments (4)
SECURITY INTEREST Recorded May 21, 2019
From: LATTICE SEMICONDUCTOR CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 049980/0786 →
RELEASE OF SECURITY INTEREST Recorded May 21, 2019
From: JEFFERIES FINANCE LLC
To: LATTICE SEMICONDUCTOR CORPORATION; SILICON IMAGE, INC.; SIBEAM, INC.; DVDO, INC.
Reel/Frame 049827/0326 →
SECURITY INTEREST Recorded Mar 18, 2015
From: LATTICE SEMICONDUCTOR CORPORATION; SIBEAM, INC.; SILICON IMAGE, INC.; DVDO, INC.
To: JEFFERIES FINANCE LLC
Reel/Frame 035222/0866 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 25, 2004
From: GUPTA, NAVDHISH; ALLEN, GARY D.
To: LATTICE SEMICONDUCTOR CORPORATION
Reel/Frame 015150/0994 →