IP Library Granted Patent US 7,138,788
Granted Patent B2
US 7,138,788 · App. 10/830,171 · Granted Nov 21, 2006

Switch controller for a power control system and method therefor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,138,788
App. No.
10/830,171
Granted
Nov 21, 2006
Kind
B2
Abstract

In one embodiment, a multiphase power control system uses two control lines from a PWM section to control the switch controllers of the system. The two control signals contain power control information in addition to timing information. The switch controller uses the two control signals to facilitate enabling and disabling a power switch of the multiphase power control system.

Claims (31)

1. A method of forming a switch controller comprising:

forming the switch controller to receive a first control signal and responsively generate a drive signal operable to enable a power switch and to receive a second control signal and responsively generate the drive signal operable to disable the power switch wherein the first control signal and the second control signal are representative of a PWM drive signal;

forming the switch controller to generate a control output responsively to the first control signal and the second control signal; and

forming the switch controller to receive a third control signal from another switch controller.

2. The method of claim 1 further including forming the switch controller to receive the third control signal and responsively change a state of the switch controller.

3. The method of claim 2 wherein forming the switch controller to receive the third control signal includes forming the switch controller to ignore the first control signal and the second control signal until receiving a transition on the third control signal.

4. The method of claim 1 wherein forming the switch controller to receive the first control signal and responsively generate the drive signal operable to enable the power switch and to receive the second control signal includes forming the switch controller to receive the first and second control signals from a PWM controller.

5. The method of claim 1 wherein forming the switch controller to receive the first control signal and responsively generate the drive signal operable to enable the power switch and to receive the second control signal includes forming the switch controller having a first state operable to receive a first control input signal and responsively control a switch drive signal suitable to enable the power switch, having a second state operable to receive a second control input signal and responsively control the switch drive signal to disable the switch, having a third state operable to receive the third control signal and responsively enable the switch controller to change from the third state to one of the first state or the second state.

6. The method of claim 5 wherein forming the switch controller having the first state includes forming the switch controller having the third state operable to remain in the third state upon receiving either the first control signal or the second control signal and not the third control signal.

7. A switch controller comprising:

a first output operable for controlling a power switch; and

control logic having a first state operable to receive a first control signal and responsively control the first output to enable the power switch, having a second state operable to receive a second control signal and responsively control the first output to disable the power switch, having a third state operable to receive a third control signal and responsively change the third state to one of the first state or the second state, wherein the switch controller is configured to operate in a loop configuration with another switch controller.

8. The switch controller of claim 7 wherein the third control signal does not change the first state or the second state.

9. The switch controller of claim 7 wherein the power switch is a power transistor.

10. The switch controller of claim 7 wherein the first control signal is representative of a first state of a PWM signal and the second control signal is representative of a second state of the PWM signal.

11. The switch controller of claim 10 further including the switch controller operable to receive the first and second control signals from a PWM controller.

12. The switch controller of claim 7 wherein the switch controller is operable in a loop configuration with a plurality of switch controllers and wherein the switch controller receives the third control signal from the another switch controller of the plurality of switch controllers.

13. The switch controller of claim 12 further including a first control input of the plurality of switch controllers coupled to receive the first control signal and a second control input of the plurality of switch controllers coupled to receive the second control signal.

14. The switch controller of claim 7 further including a control output that is responsive to the first control signal and the second control signal but not the third control signal.

15. The switch controller of claim 14 wherein having the third state operable to receive the third control signal and responsively change the third state to one of the first state or the second state includes having the third state operable to receive a first state of the third control signal and responsively change the third state to the first state, and having the third state operable to receive a second state of the third control signal and responsively change the third state to the second state.

16. A method of operating a power control system comprising:

coupling a first switch controller to drive a first power switch;

coupling a second switch controller to drive a second power switch;

driving in parallel a first control input of the first switch controller and a first control input of the second switch controller with a first control signal;

driving in parallel a second control input of the first switch controller and a second control input of the second switch controller with a second control signal; and

driving a third control input of the first switch controller with first control output of the second switch controller.

17. The method of claim 16 further including receiving the first control signal from a PWM section of the power control system wherein the first control signal is representative of a first state of a PWM signal generated by the PWM section.

18. The method of claim 17 further including receiving the second control signal from the PWM section of the power control system wherein the second control signal is representative of a second state of the PWM signal.

19. The method of claim 16 further including coupling a third switch controller to drive a third power switch, driving in parallel a first control input of the third switch controller and the first control input of the first and second switch controllers with the first control signal;

driving in parallel a second control input of the third switch controller and the second control input of the first and second switch controller with the second control signal; and

driving a third control input of the third switch controller with a first control output of the first switch controller and driving a third control input of the second switch controller with a first control output of the third switch controller.

Assignments (5)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
RELEASE OF SECURITY INTEREST Recorded May 6, 2016
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT AND COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038631/0345 →
RELEASE OF SECURITY INTEREST Recorded May 6, 2016
From: JPMORGAN CHASE BANK, N.A. (ON ITS BEHALF AND ON BEHALF OF ITS PREDECESSOR IN INTEREST, CHASE MANHATTAN BANK)
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038632/0074 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →