IP Library Granted Patent US 7,195,963
Granted Patent B2
US 7,195,963 · App. 10/851,347 · Granted Mar 27, 2007

Method for making a semiconductor structure using silicon germanium

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,195,963
App. No.
10/851,347
Granted
Mar 27, 2007
Kind
B2
Abstract

Silicon carbon is used as a diffusion barrier to germanium so that a silicon layer can be subsequently formed without being contaminated with germanium. This is useful in separating silicon layers from silicon germanium layers in situations in which both silicon and silicon germanium are desired to be present on the same semiconductor device such as for providing different materials for optimizing carrier mobility between N and P channel transistors and for a raised source/drain of silicon in the case of a silicon germanium body.

Claims (25)

1. A method of forming a transistor, the method comprising:

forming a first layer including silicon carbon over a material including silicon germanium;

forming a layer including silicon over the first layer including silicon carbon;

forming a gate over the layer including silicon;

forming a gate dielectric between the gate and the layer including silicon; and

removing the material including silicon germanium below the gate after the forming the gate;

filling a material in a location from which the material including silicon germanium was removed;

forming a second recess in the material in the location; and

epitaxially growing semiconductor material, wherein the epitaxially growing includes growing semiconductor material in the second recess;

wherein the first layer including silicon carbon functions as a barrier to germanium diffusion from the material including silicon germanium to the gate dielectric; and

wherein the transistor includes a source/drain region, wherein at least a portion of the source/drain region is located in the semiconductor material epitaxially grown.

2. The method of claim 1 further comprising:

forming the material including silicon germanium over a second layer including silicon carbon

wherein the first and second layers including silicon carbon function as a barrier to germanium diffusion to prevent dilution of germanium concentration in the material including silicon germanium.

3. The method of claim 1 further comprising:

oxidizing at least a portion of the layer including silicon carbon after the removing.

4. The method of claim 1 wherein:

the transistor includes a channel region;

at least a portion of the channel region is located in the layer including silicon.

5. The method of claim 1 further comprising:

forming a recess in the layer including silicon and forming a recess in the first layer including silicon carbon prior to the removing the material.

6. The method of claim 1 wherein the forming the first layer including silicon carbon further includes:

epitaxially growing the layer including silicon carbon on the material including silicon germanium.

7. The method of claim 1 wherein the first layer including silicon carbon has a thickness in the range of 20 Angstroms to 75 Angstroms.

8. The method of claim 1 wherein the removing includes etching the material including silicon germanium with an etchant that is selective with respect to silicon.

Assignments (8)
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0225 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 7, 2015
From: ZOZO MANAGEMENT, LLC
To: APPLE INC.
Reel/Frame 034732/0019 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 23, 2014
From: FREESCALE SEMICONDUCTOR, INC.
To: ZOZO MANAGEMENT, LLC
Reel/Frame 034038/0946 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Feb 2, 2007
From: FREESCALE SEMICONDUCTOR, INC.; FREESCALE ACQUISITION CORPORATION; FREESCALE ACQUISITION HOLDINGS CORP.; FREESCALE HOLDINGS (BERMUDA) III, LTD.
To: CITIBANK, N.A. AS COLLATERAL AGENT
Reel/Frame 018855/0129 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 21, 2004
From: ORLOWSKI, MARIUS K.; LIU, CHUN-LI; YEAP, CHOH-FEI
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 015380/0680 →