IP Library Granted Patent US 6,960,495
Granted Patent B2
US 6,960,495 · App. 10/855,785 · Granted Nov 1, 2005

Method for making contacts in a high-density memory

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,960,495
App. No.
10/855,785
Granted
Nov 1, 2005
Kind
B2
Abstract

A method for forming a contact in a three dimensional monolithic memory is disclosed. In a preferred embodiment, the method comprises depositing a conductive layer over and in contact with a plurality of antifuses, wherein said antifuses are part of a story of active devices formed above a substrate; patterning and etching said conductive layer and insulating dielectric to form a contact void; and filling the contact void, wherein the conductive layer does not comprise silicon.

Claims (16)

1. A method of forming a contact comprising:

depositing a first part of an electrode above and directly on an antifuse;

after depositing the first part of the electrode, patterning and etching to form a contact void;

after the patterning and etching step, depositing a second part of the electrode above and directly on the first part of the electrode, wherein

the electrode does not comprise silicon.

2. The method of claim 1 , wherein the electrode comprises TiN.

3. A method of forming a contact in a memory array, said method comprising:

depositing a conductive layer over and in contact with a plurality of antifuses, wherein said antifuses are part of a story of active devices formed above a substrate;

patterning and etching said conductive layer and insulating dielectric to form a contact void; and

filling the contact void, wherein the conductive layer does not comprise silicon.

4. The method of claim 3 , wherein the conductive layer is TiN.

5. A method of forming a contact in a memory array, said method comprising:

depositing a first conductive layer over and in contact with a critical film, wherein said critical film is part of a story of active devices formed above a substrate;

patterning and etching said first conductive layer and insulating dielectric to form a contact void; and

depositing a second conductive layer directly on said first conductive layer, wherein said second conductive layer also lines said contact void.

6. The method of claim 5 , wherein the critical film is an antifuse.

Assignments (5)
CHANGE OF NAME Recorded May 25, 2016
From: SANDISK TECHNOLOGIES INC
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 038813/0004 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT LISTED PATENT NUMBER 8853569 TO THE CORRECT PATENT NUMBER 8883569 PREVIOUSLY RECORDED ON REEL 038300 FRAME 0665. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Apr 25, 2016
From: SANDISK 3D LLC
To: SANDISK TECHNOLOGIES INC.
Reel/Frame 038520/0552 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2016
From: SANDISK 3D LLC.
To: SANDISK TECHNOLOGIES INC.
Reel/Frame 038300/0665 →
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECTIVE MERGER TO ADD PAGES TO THE MERGER DOCUMENT PREVIOUSLY RECORDED PREVIOUSLY RECORDED ON REEL 017544 FRAME 0769. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 2, 2007
From: MATRIX SEMICONDUCTOR, INC.
To: SANDISK 3D LLC
Reel/Frame 018950/0686 →
MERGER Recorded Apr 28, 2006
From: MATRIX SEMICONDUCTOR, INC.
To: SANDISK 3D LLC
Reel/Frame 017544/0769 →