IP Library Granted Patent US 7,211,471
Granted Patent B1
US 7,211,471 · App. 10/881,846 · Granted May 1, 2007

Exposed lead QFP package fabricated through the use of a partial saw process

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,211,471
App. No.
10/881,846
Granted
May 1, 2007
Kind
B1
Abstract

A QFP exposed pad package which includes leads exposed within the bottom surface of the package body of the package in addition to those gull-wing leads protruding from the sides of the package body. Those leads exposed within the bottom surface of the package body are created through the utilization of a standard leadframe with additional lead features that are electrically isolated subsequent to a molding process through the use of a partial saw method.

Claims (76)

1. A method of fabricating a semiconductor package, comprising the steps of:

a) providing a leadframe which includes:

an outer frame defining a central opening;

a die pad disposed within the central opening;

a plurality of primary leads attached to the outer frame and extending toward the die pad; and

a plurality of secondary leads attached to the die pad;

b) attaching a semiconductor die to the die pad;

c) electrically connecting the semiconductor die to at least one of each of the primary and secondary leads;

d) applying an encapsulant material to the leadframe to form a package body wherein portions of the primary leads protrude from the package body and portions of the secondary leads are exposed within the package body; and

e) sawing the package body and the secondary leads in a manner electrically isolating the secondary leads from the die pad.

2. The method of claim 1 wherein:

step (a) comprises providing the leadframe such that the secondary leads attached to the die pad extend in multiple rows and columns which each define a saw street; and

step (e) comprises sawing the package body and the secondary leads along the saw streets to electrically isolate the secondary leads from the die pad.

3. The method of claim 1 wherein:

step (a) comprises providing the leadframe such that the die pad defines opposed top and bottom surfaces;

step (b) comprises attaching the semiconductor die to the top surface of the die pad; and

step (d) comprises forming the package body in a manner wherein the bottom surface of the die pad is exposed within a bottom surface defined by the package body.

4. The method of claim 1 wherein step (b) comprises bonding the semiconductor die to the die pad.

5. The method of claim 1 wherein step (c) comprises electrically connecting the semiconductor die to at least one of each of the primary and secondary leads via conductive wires.

6. A method of fabricating a semiconductor package, comprising the steps of:

a) providing a leadframe which includes:

an outer frame defining a central opening;

a die pad disposed within the central opening;

a plurality of primary leads attached to the outer frame and extending toward the die pad;

a plurality of connecting bars attached to the die pad; and

a plurality of secondary leads attached to respective ones of the connecting bars;

b) attaching a semiconductor die to the die pad;

c) electrically connecting the semiconductor die to at least one of each of the primary and secondary leads;

d) applying an encapsulant material to the leadframe to form a package body wherein portions of the primary leads protrude from the package body and portions of the secondary leads are exposed within the package body; and

e) sawing the package body and the connecting bars in a manner electrically isolating the secondary leads from the die pad.

7. The method of claim 6 wherein:

step (a) comprises providing the leadframe such that the connecting bars extend in multiple rows and columns which each define a saw street; and

step (e) comprises sawing the package body and the connecting bars along the saw streets to electrically isolate the secondary leads from the die pad.

8. The method of claim 6 wherein:

step (a) comprises providing the leadframe such that the die pad defines opposed top and bottom surfaces;

step (b) comprises attaching the semiconductor die to the top surface of the die pad; and

step (d) comprises forming the package body in a manner wherein the bottom surface of the die pad is exposed within a bottom surface defined by the package body.

9. The method of claim 6 wherein step (b) comprises bonding the semiconductor die to the die pad.

10. The method of claim 6 wherein step (c) comprises electrically connecting the semiconductor die to at least one of each of the primary and secondary leads via conductive wires.

11. A method of fabricating a semiconductor package, comprising the steps of:

a) providing a leadframe which includes:

a die pad;

a plurality of primary leads; and

a plurality of secondary leads attached to the die pad;

b) attaching a semiconductor die to the die pad;

c) electrically connecting the semiconductor die to at least one of each of the primary and secondary leads;

d) applying an encapsulant material to the leadframe to form a package body wherein portions of the primary leads protrude from the package body and portions of the secondary leads are exposed within the package body; and

e) sawing the package body and the secondary leads in a manner electrically isolating the secondary leads from the die pad.

12. The method of claim 11 wherein:

step (a) comprises providing the leadframe such that the secondary leads attached to the die pad extend in multiple rows and columns which each define a saw street; and

step (e) comprises sawing the package body and the secondary leads along the saw streets to electrically isolate the secondary leads from the die pad.

13. The method of claim 11 wherein:

step (a) comprises providing the leadframe such that the die pad defines opposed top and bottom surfaces;

step (b) comprises attaching the semiconductor die to the top surface of the die pad; and

step (d) comprises forming the package body in a manner wherein the bottom surface of the die pad is exposed within a bottom surface defined by the package body.

14. The method of claim 11 wherein step (b) comprises bonding the semiconductor die to the die pad.

15. The method of claim 11 wherein step (c) comprises electrically connecting the semiconductor die to at least one of each of the primary and secondary leads via conductive wires.

16. A method of fabricating a semiconductor package, comprising the steps of:

a) providing a leadframe which includes:

an outer frame defining a central opening;

a die pad disposed within the central opening and including a plurality of slots which are partially defined by respective ones of a plurality of connecting bar portions;

a plurality of primary leads attached to the outer frame and extending toward the die pad; and

a plurality of secondary leads attached to respective ones of the connecting bar portions and extending within respective ones of the slots;

b) attaching a semiconductor die to the die pad;

c) electrically connecting the semiconductor die to at least one of each of the primary and secondary leads;

d) applying an encapsulant material to the leadframe to form a package body wherein portions of the primary leads protrude from the package body and portions of the secondary leads are exposed within the package body; and

e) sawing the package body and the connecting bar portions in a manner electrically isolating the secondary leads from the die pad.

17. The method of claim 16 wherein:

step (a) comprises providing the leadframe such that the connecting bar portions extend in multiple rows and columns which each define a saw street; and

step (e) comprises sawing the package body and the connecting bar portions along the saw streets to electrically isolate the secondary leads from the die pad.

18. The method of claim 16 wherein:

step (a) comprises providing the leadframe such that the die pad defines opposed top and bottom surfaces;

step (b) comprises attaching the semiconductor die to the top surface of the die pad; and

step (d) comprises forming the package body in a manner wherein the bottom surface of the die pad is exposed within a bottom surface defined by the package body.

19. The method of claim 16 wherein step (b) comprises bonding the semiconductor die to the die pad.

20. The method of claim 16 wherein step (c) comprises electrically connecting the semiconductor die to at least one of each of the primary and secondary leads via conductive wires.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 9, 2020
From: AMKOR TECHNOLOGY, INC.
To: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE.LTD.
Reel/Frame 054067/0135 →
SECURITY INTEREST Recorded Aug 1, 2018
From: AMKOR TECHNOLOGY, INC.
To: BANK OF AMERICA, N.A., AS AGENT
Reel/Frame 046683/0139 →
PATENT SECURITY AGREEMENT Recorded Jun 3, 2009
From: AMKOR TECHNOLOGY, INC.
To: BANK OF AMERICA, N.A.
Reel/Frame 022764/0864 →