IP Library Granted Patent US 7,152,316
Granted Patent B2
US 7,152,316 · App. 10/905,259 · Granted Dec 26, 2006

Hybrid integrated circuit device and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,152,316
App. No.
10/905,259
Granted
Dec 26, 2006
Kind
B2
Abstract

To provide a hybrid integrated circuit device in which the rear surface of a circuit board is exposed to the outside and a method of manufacturing the same. Here, leads are fixed to the surface of the circuit board along one side thereof. A method of manufacturing a hybrid integrated circuit device includes the steps of forming an electric circuit which includes a conductive pattern formed on a surface of a circuit board and a circuit element electrically connected to the conductive pattern, fixing a lead to a pad formed of the conductive pattern, housing the circuit board in a cavity of molds, and fixedly supporting the lead by clamping the lead between the molds, and performing sealing by filling inside of the cavity with sealing resin with the rear surface of the circuit board made in contact with an inside bottom surface of the molds.

Claims (8)

1. A method of manufacturing a hybrid integrated circuit device, comprising: forming an electric circuit which includes a conductive pattern formed on a surface of a circuit board and a circuit element electrically connected to the conductive pattern; fixing a lead to a pad formed of the conductive pattern; housing the circuit board in a cavity of molds, and fixedly supporting the lead by clamping the lead between the molds; and performing sealing by filling inside of the cavity with sealing resin with the rear surface of the circuit board made in contact with an inside bottom surface of the molds,

wherein, in the step of fixing the lead, the lead is supported by clamping the lead between the molds and thereby the circuit board is fixed in a direction oblique with respect to the inside bottom surface of the molds, and the weight of the sealing resin and pressure are used to allow the rear surface of the circuit board to come in contact with the inside bottom surface of the molds.

2. The method of manufacturing a hybrid integrated circuit device according to claim 1 , wherein a rear surface of the pad is bonded to the circuit board via a first adhesive, the lead is bonded to a surface of the pad via a second adhesive which has a higher bonding strength than that of the first adhesive, and the weight of the sealing resin and pressure are used to allow the rear surface of the circuit board to come in contact with the inside bottom surface of the molds, and thereby the rear surface of the pad is separated from the circuit board in a state where the front surface of the pad is bonded to the lead.

3. The method of manufacturing a hybrid integrated circuit device according to claim 2 , wherein the first adhesive is an adhesive having insulating properties, and the second adhesive is a conductive adhesive.

4. The method of manufacturing a hybrid integrated circuit device according to claim 2 , wherein the first adhesive is an adhesive which includes a resin, and the second adhesive is an adhesive which is made of metal.

5. The method of manufacturing a hybrid integrated circuit device according to claim 2 , wherein the first adhesive for bonding the rear surface of the pad to the circuit board is made of a material which softens up at temperature lower than that of the molds when the sealing is performed, the circuit board is placed inside the molds, thereby leading to the softening up of the first adhesive, and the bonding strength of the first adhesive is reduced, and the weight of the sealing resin and pressure are used to allow the rear surface of the circuit board to come in contact with the inside bottom surface of the molds, and thereby the rear surface of the pad is separated from the circuit board in a state where the front surface of the pad is bonded to the lead.

6. The method of manufacturing a hybrid integrated circuit device according to claim 5 , wherein the first adhesive is an adhesive which includes a resin.

7. The method of manufacturing a hybrid integrated circuit device according to claim 2 , wherein the sealing resin is filled in a gap between the separated pad and the circuit board.

Assignments (8)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 10, 2014
From: KANTO SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033713/0296 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
CHANGE OF NAME Recorded Apr 28, 2008
From: AXELA BIOSENSORS INC.
To: AXELA INC.
Reel/Frame 020859/0851 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 21, 2005
From: MORI, HARUHIKO; KANAKUBO, MASARU; SAKAMOTO, HIDEYUKI
To: SANYO ELECTRIC CO., LTD.; KANTO SANYO SEMICONDUCTORS, CO., LTD.
Reel/Frame 016711/0634 →