IP Library Granted Patent US 6,991,470
Granted Patent B2
US 6,991,470 · App. 10/912,146 · Granted Jan 31, 2006

Circuit carrier and production thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,991,470
App. No.
10/912,146
Granted
Jan 31, 2006
Kind
B2
Abstract

The invention relates to a circuit carrier and a method for producing it, the circuit carrier having a substrate with two oppositely arranged areas. The terminal contacts of a flat connector strip are arranged in the edge regions of the areas. A through contact is arranged under at least one of the terminal contacts with concealed electrical connection to the rear side of the terminal contact and the top side of the terminal contact exhibits an undisturbed morphology and planar surface.

Claims (63)

1. A circuit carrier, comprising:

a substrate with two oppositely arranged areas, an edge region of at least one of the areas having terminal contacts of a flat connector strip in a predetermined grid dimension; and

at least one through contact arranged under one of the terminal contacts with a concealed electrical connection to the rear side of the terminal contact, a top side of the terminal contact having an undisturbed morphology and planar surface,

wherein the through contact has a filling made of electrically conductive plastic that touches the rear side of the terminal contact.

2. The circuit carrier as claimed in claim 1 , wherein the area of the substrate remote from the terminal contacts has at least one conductor track connected to the through contact.

3. The circuit carrier as claimed in claim 2 , wherein the conductor track has an electrically conductive plastic.

4. The circuit carrier as claimed in claim 3 , wherein the through contact has a metallic wall coating that touches the rear side of the terminal contact.

5. The circuit carrier as claimed in claim 3 , wherein the through contact has a metallic filling that touches the rear side of the terminal contact.

6. The circuit carrier as claimed in claim 1 , wherein the electrically conductive plastic has electrically conductive micro- or nanoparticles.

7. The circuit carrier as claimed in claim 1 , wherein the electrically conductive plastic has as starting material, a polyamide acetic acid ester that is enriched with nanoparticles and dissolved in N-methyl-pyrrolidine.

8. The circuit carrier as claimed in claim 1 , wherein the electrically conductive plastic has catalyst materials and adhesion promoters in a basic plastics composition made of polyamide in addition to the nanoparticles.

9. The circuit carrier as claimed in claim 1 , wherein the substrate has a multilayer printed circuit board.

10. The circuit carrier as claimed in claim 1 , wherein the substrate has a multi-layer ceramic board.

11. The circuit carrier as claimed in claim 1 , wherein the through contact has a multiple connection made of electrically conductive transitions to a terminal contact, to conductor tracks on the area of the substrate opposite to the terminal contact, and/or to bonding wire terminals.

12. The circuit carrier as claimed in claim 3 , wherein the electrically conductive plastic has electrically conductive micro- or nanoparticles.

13. The circuit carrier as claimed in claim 3 , wherein the electrically conductive plastic has as starting material, a polyamide acetic acid ester that is enriched with nanoparticles and dissolved in N-methyl-pyrrolidine.

14. A circuit carrier as claimed in claim 3 , wherein the electrically conductive plastic has catalyst materials and adhesion promoters in a basic plastics composition made of polyamide in addition to the nanoparticles.

15. A circuit carrier, comprising:

a substrate with two oppositely arranged areas, an edge region of at least one of the areas having terminal contacts of a flat connector strip in a predetermined grid dimension: and

at least one through contact arranged under one of the terminal contacts with a concealed electrical connection to the rear side of the terminal contact, a top side of the terminal contact having an undisturbed morphology and planar surface,

wherein a bonding wire is arranged in the through contact, the through contact being bonded directly onto the rear side of the terminal contact.

16. A circuit carrier comprising:

a substrate with two oppositely arranged areas, an edge region of at least one of the areas having terminal contacts of a flat connector strip in a predetermined grid dimension; and

at least one through contact arranged under one of the terminal contacts with a concealed electrical connection to the rear side of the terminal contact, a top side of the terminal contact having an undisturbed morphology and planar surface,

wherein the circuit carrier has, as the substrate, two circuit boards with semiconductor chips embedded in plastics composition in between.

17. A method for producing a circuit carrier having a substrate with terminal contacts in a predetermined grid dimension, and at least one through contact being arranged under one of the terminal contacts with concealed electrical connection to the rear side of the terminal contact, the method comprising:

providing an insulating substrate;

introducing passage holes into the substrate in regions provided for terminal contacts;

coating the walls of the passage holes;

applying terminal contacts to the substrate with the metalized passage holes being covered with a metal foil, the metal foil being dimensionally stable and self-supporting in the region of the through contacts; and

patterning the metal foil to produce an electrical connection between the rear side of the terminal contacts and the metallization of the passage holes.

18. The method as claimed in claim 17 , further comprising:

applying conductor tracks to the area opposite to the terminal contacts.

19. The method as claimed in claim 18 , further comprising:

connecting at least one semiconductor chip to the conductor tracks using flip-chip technology.

20. The method as claimed in claim 17 , further comprising:

connecting at least one semiconductor chip to the conductor tracks using bonding technology.

21. The method as claimed in claim 17 , wherein conductor tracks made of electrically conductive plastic are applied to the area of the substrate that is opposite to the terminal contacts.

22. A method for producing a circuit carrier having a substrate with terminal contacts in a predetermined grid dimension, and at least one through contact being arranged under one of the terminal contacts with concealed electrical connection to the rear side of the terminal contact, the method comprising:

providing an insulating substrate with metal foil applied on both sides;

patterning of the metal foil with terminal contacts;

introduction of passage holes into the substrate in regions of the terminal contacts by laser removal of the insulating substrate material; and

coating the walls of the passage holes to produce an electrical connection between the rear side of the terminal contacts and the metallization of the passage holes.

23. The method as claimed in claim 22 , further comprising:

connecting at least one semiconductor chip to the conductor tracks using bonding technology.

24. The method as claimed in claim 22 , wherein conductor tracks made of electrically conductive plastic are applied to the area of the substrate that is opposite to the terminal contacts.

25. The method as claimed in claim 22 , further comprising:

applying conductor tracks to the area opposite to the terminal contacts.

26. The method as claimed in claim 25 , further comprising:

connecting at least one semiconductor chip to the conductor tracks using flip-chip technology.

27. A method for producing a circuit carrier having a substrate with terminal contacts in a predetermined grid dimension, and at least one through contact being arranged under one of the terminal contacts with concealed electrical connection to the rear side of the terminal contact, the method comprising:

providing an insulating substrate;

introducing passage holes into the substrate in regions provided for terminal contacts;

applying non-self-supporting metal foils to the substrate on both sides;

patterning the metal foils in such a way that the passage holes remain covered by the non-self-supporting metal foil on one side;

galvanic thickening of the patterned metal foils; and

coating the walls of the passage holes.

28. The method as claimed in claim 27 , further comprising:

connecting at least one semiconductor chip to the conductor tracks using bonding technology.

29. The method as claimed in claim 27 , wherein conductor tracks made of electrically conductive plastic are applied to the area of the substrate that is opposite to the terminal contacts.

30. The method as claimed in claim 27 , further comprising:

applying conductor tracks to the area opposite to the terminal contacts.

31. The method as claimed in claim 30 , further comprising: connecting at least one semiconductor chip to the conductor tracks using flip-chip technology.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2015
From: INFINEON TECHNOLOGIES AG
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 036776/0905 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2015
From: QIMONDA AG
To: INFINEON TECHNOLOGIES AG
Reel/Frame 035623/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 12, 2010
From: INFINEON TECHNOLOGIES AG
To: QIMONDA AG
Reel/Frame 023768/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2004
From: MUENCH, THOMAS
To: INFINEON TECHNOLOGIES AG
Reel/Frame 015419/0564 →