IP Library Granted Patent US 7,943,949
Granted Patent B2
US 7,943,949 · App. 10/936,496 · Granted May 17, 2011

III-nitride based on semiconductor device with low-resistance ohmic contacts

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,943,949
App. No.
10/936,496
Granted
May 17, 2011
Kind
B2
Abstract

The present invention utilizes high-indium-content In x Ga 1-x N islands (0<x≦1) formed on a top of a p-type GaN based layer to reduce contact resistance between an electrode and the p-type GaN based layer. These In x Ga 1-x N islands serve as channels for electrical current to flow through and dramatically reduce the contact resistance between the electrode and the p-type GaN based layer so as to improve device performance. This structure of In x Ga 1-x N islands can be applied to all III-nitride based electronic and optoelectronic devices requiring good p-type ohmic contacts to improve device performance.

Claims (23)

1. A GaN based semiconductor device, comprising:

a P-type GaN based layer;

a structure of compressively strained In x Ga 1-x N islands directly formed on a Ga-face of said P-type GaN based layer, wherein 0<x≦1; and

an electrode formed directly on said compressively strained In x Ga 1-x N island.

2. The GaN based semiconductor device as claimed in claim 1 , wherein said compressively strained In x Ga 1-x N islands are nano-sized In x Ga 1-x N islands.

3. The GaN based semiconductor device as claimed in claim 2 , wherein said In x Ga 1-x N islands have lateral sizes between 1 nm to 200 nm.

4. The GaN based semiconductor device as claimed in claim 3 , wherein said In x Ga 1-x N islands have vertical sizes between 0.5 nm to 10 nm.

5. The GaN based semiconductor device as claimed in claim 2 , wherein said In x Ga 1-x N islands have vertical sizes between 0.5 nm to 10 nm.

6. The GaN based semiconductor device as claimed in claim 1 , wherein said GaN based semiconductor device includes a light emitting diode, a laser diode or a transistor.

7. The GaN based semiconductor device as claimed in claim 1 , wherein said P-type GaN based layer includes GaN, AlN, AlGaN, InGaN or AlInGaN.

8. The GaN based semiconductor device as claimed in claim 1 , wherein said electrode comprises at least one metal selected from a group consisting of Ni, Au, Al, Ti, Pt, Pd, Ag, Tl and Cu.

9. The GaN based semiconductor device as claimed in claim 1 , wherein said electrode comprises at least one alloy selected from a group consisting of Ni/Au, Pd/Au, Tl/Au and Cu/Au.

10. The GaN based semiconductor device as claimed in claim 1 , wherein said electrode comprises at least one layer of conductive transparent oxide including at least one of In, Sn, Cd and Zn.

11. A The GaN based semiconductor device as claimed in claim 1 , wherein said structure of compressively strained In x Ga 1-x N islands comprises a structure of compressively strained high-indium-content IN x Ga 1-x N islands.

12. A method for fabricating a GaN based semiconductor device, comprising:

forming a P-type GaN based layer over a substrate;

forming a structure of compressively strained In x Ga 1-x N islands directly on a Ga-face of said P-type GaN based layer, wherein 0<x≦1; and

forming an electrode directly on said compressively strained In x Ga 1-x N islands.

13. The method as claimed in claim 12 , wherein said compressively strained In x Ga 1-x N islands is pseudomorphically grown on said P-type GaN based layer.

14. The method as claimed in claim 13 , wherein said compressively strained In x Ga 1-x N islands are formed by an MOCVD (Metal-Organic Chemical Vapor Deposition) method.

15. The method as claimed in claim 12 , wherein said P-type GaN based layer includes GaN, AlN, AlGaN, InGaN or AlInGaN.

16. The method as claimed in claim 12 , wherein said substrate includes sapphire, SiC, ZnO, Si, GaP or GaAs.

17. The method as claimed in claim 12 , wherein said forming a structure of compressively strained In x Ga 1-x N islands comprises forming a high-indium-content IN x Ga 1-x N islands.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 20, 2016
From: MANUTIUS IP, INC.
To: TOSHIBA CORPORATION
Reel/Frame 038334/0444 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2014
From: TOSHIBA TECHNO CENTER INC.
To: MANUTIUS IP, INC.
Reel/Frame 033787/0733 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 1, 2013
From: BRIDGELUX, INC.
To: TOSHIBA TECHNO CENTER INC.
Reel/Frame 030724/0395 →
RELEASE OF SECURITY INTEREST Recorded May 22, 2013
From: WHITE OAK GLOBAL ADVISORS, LLC, AS COLLATERAL AGENT
To: BRIDGELUX, INC.
Reel/Frame 030466/0093 →
SECURITY AGREEMENT Recorded Nov 12, 2012
From: BRIDGELUX, INC.
To: WHITE OAK GLOBAL ADVISORS, LLC, AS COLLATERAL AGENT
Reel/Frame 029281/0844 →
CHANGE OF NAME Recorded Oct 26, 2006
From: ELITE OPTOELECTRONICS, INC.
To: BRIDGELUX, INC.
Reel/Frame 018433/0973 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 9, 2004
From: LI, YUN-LI; LIU, HENG
To: ELITE OPTOELECTRONICS INC.
Reel/Frame 015784/0007 →