IP Library Granted Patent US 7,245,351
Granted Patent B2
US 7,245,351 · App. 10/951,596 · Granted Jul 17, 2007

Alignment mark for coarse alignment and fine alignment of a semiconductor wafer in an exposure tool

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,245,351
App. No.
10/951,596
Granted
Jul 17, 2007
Kind
B2
Abstract

An alignment mark for the coarse alignment and fine alignment of a semiconductor wafer in an exposure tool includes a first partial structure for generating a first reflection pattern in the exposure tool for the fine alignment of the semiconductor wafer, and a second partial structure for generating a second reflection pattern in the exposure tool for the coarse alignment of the semiconductor wafer. The first partial structure has a plurality of first structure elements, which are arranged relatively parallel and in a manner lying next to one another with a predetermined distance between midpoints symmetrically around the center of an inner region. The second partial structure has a plurality of second structure elements, formed in a manner corresponding to a pattern stored in the exposure tool and being arranged in the inner region.

Claims (16)

1. An alignment mark for the coarse alignment and fine alignment of a semiconductor wafer in an exposure tool, comprising:

a first partial structure for generating a first reflection pattern in the exposure tool for the fine alignment of the semiconductor wafer, the first partial structure comprising a plurality of first structure elements arranged in a plurality of groups, within each group, the first structure elements being arranged relatively parallel and in a manner lying next to one another with a predetermined distance between midpoints, the plurality of groups being arranged symmetrically around the center of an inner region; and

a second partial structure for generating a second reflection pattern in the exposure tool for the coarse alignment of the semiconductor wafer, the second partial structure comprising a plurality of second structure elements, the second structure elements of the second partial structure being formed in a manner corresponding to a pattern stored in the exposure tool and being arranged in the inner region, wherein the second structure elements of the second partial structure further comprise two lines that intersect each other to form a structure of a cross that has a midpoint lying in the center of the inner region.

2. The alignment mark as claimed in claim 1 , wherein the first structure elements of the first partial structure are formed as lines or structured patterns.

3. The alignment mark as claimed in claim 2 , wherein the first partial structure comprises four groups, within each group, the first structure elements of the first partial structure being formed in lines, the lines being spaced apart relatively equidistantly, the four groups being arranged relatively mirror-symmetrically around the center of the inner region in the horizontal and vertical direction.

4. The alignment mark as claimed in claim 3 , wherein the first partial structure comprises a total of eight lines.

5. The alignment mark as claimed in claim 2 , wherein the first partial structure occupies an area having outer sides with a length of approximately 80 μm.

6. The alignment mark as claimed in claim 2 , wherein the first partial structure occupies an area having outer sides with a length of approximately 60 μm.

7. A method of making an alignment mark for the coarse alignment and fine alignment of a semiconductor wafer in an exposure tool, the method comprising:

providing a first partial structure for generating a first reflection pattern in the exposure tool for the fine alignment of the semiconductor wafer, the first partial structure comprising a plurality of first structure elements arranged in a plurality of groups, within each group, the first structure elements being arranged relatively parallel and in a manner lying next to one another with a predetermined distance between midpoints, the plurality of groups being arranged relatively symmetrically around the center of an inner region; and

providing a second partial structure for generating a second reflection pattern in the exposure tool for the coarse alignment of the semiconductor wafer, the second partial structure comprising a plurality of second structure elements, the second structure elements of the second partial structure being formed in a manner corresponding to a pattern stored in the exposure tool and being arranged in the inner region, wherein the second structure elements of the second partial structure further comprise two lines that intersect each other to form a structure of a cross that has a midpoint lying in the center of the inner region.

8. The method as claimed in claim 7 , wherein the first structure elements of the first partial structure are formed as lines or structured patterns.

9. The method as claimed in claim 8 , wherein the first partial structure comprises four groups, within each group, the first structure elements of the first partial structure being formed in lines spaced apart relatively equidistantly, the four groups being arranged relatively mirror-symmetrically around the center of the inner region in the horizontal and vertical direction.

10. The method as claimed in claim 9 , wherein the first partial structure comprises a total of eight lines.

11. The method as claimed in claim 8 , wherein the first partial structure occupies an area having outer sides with a length of approximately 80 μm.

12. The method as claimed in claim 8 , wherein the first partial structure occupies an area having outer sides with a length of approximately 60 μm.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 16, 2015
From: INFINEON TECHNOLOGIES AG
To: POLARIS INNOVATIONS LIMITED
Reel/Frame 036877/0513 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2015
From: QIMONDA AG
To: INFINEON TECHNOLOGIES AG
Reel/Frame 035623/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 15, 2010
From: INFINEON TECHNOLOGIES AG
To: QIMONDA AG
Reel/Frame 023853/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 2, 2004
From: MATTIZA, DIANA; HOMMEN, HEIKO; HASSE, HOLGER
To: INFINEON TECHNOLOGIES AG
Reel/Frame 015410/0662 →