IP Library Granted Patent US 7,418,251
Granted Patent B2
US 7,418,251 · App. 11/021,295 · Granted Aug 26, 2008

Compact radio frequency harmonic filter using integrated passive device technology

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,418,251
App. No.
11/021,295
Granted
Aug 26, 2008
Kind
B2
Abstract

A radio frequency (“RF”) harmonic filter circuit as disclosed herein is fabricated using integrated passive device (“IPD”) technology. The RF harmonic filter circuit is configured to provide second, third, and fourth harmonic rejection while providing good input and output impedance matching. The RF harmonic filter circuit employs only one IPD loop inductance (preferably used for a second harmonic resonance circuit), which results in a significant die/package size reduction. The RF harmonic filter circuit also employs a combined circuit that performs input and/or output impedance matching and third harmonic rejection.

Claims (56)

1. A radio frequency RF harmonic filter circuit fabricated using integrated passive device IPD process technology, said RF harmonic filter circuit comprising:

a semiconductor circuit substrate; a conductive RF input pad formed on said semiconductor circuit substrate; a conductive RF output pad formed on said semiconductor circuit substrate; a first IPD capacitance formed on said semiconductor circuit substrate said first IPD capacitance having an RF input node, corresponding to said conductive RF input pad, and an RF output node;

an IPD inductance formed on said semiconductor circuit substrate, said IPD inductance being connected in parallel with said first IPD capacitance;

a second IPD capacitance formed on said semiconductor circuit substrate, said second IPD capacitance being connected to said RF input node; and

a third IPD capacitance formed on said semiconductor circuit substrate, said third IPD capacitance being connected to said RF output node;

wherein said conductive RF input pad, said conductive RF output pad, said first IPD capacitance, said IPD inductance, said second IPD capacitance, and said third IPD capacitance are all formed during one semiconductor fabrication process.

2. An RF harmonic filter circuit according to claim 1 , said IPD inductance being configured as a loop inductor.

3. An RF harmonic filter circuit according to claim 1 , said first IPD capacitance and said IPD inductance forming a second harmonic resonance circuit.

4. An RF harmonic filter circuit according to claim 1 , further comprising:

said second IPD capacitance having a first end connected to said RF input node, and a second end;

a first inductance element for establishing a ground connection to said second end of said second IPD capacitance;

said third IPD capacitance having a first end connected to said RF output node, and a second end; and

a second inductance element for establishing a ground connection to said second end of said third IPD capacitance.

5. An RF harmonic filter circuit according to claim 4 , said second IPD capacitance and said first inductance element forming a combined third harmonic resonance and input matching circuit.

6. An RF harmonic filter circuit according to claim 4 , said third IPD capacitance and said second inductance element forming a combined fourth harmonic resonance and output matching circuit.

7. An RF harmonic filter circuit according to claim 4 , said IPD inductance, said first IPD capacitance, said second IPD capacitance, said third IPD capacitance, said first inductance element, and said second inductance element being configured to provide a filter response that rejects harmonic frequencies corresponding to a pass band of 1.71 GHz to 1.91 GHz.

8. An RF harmonic filter circuit according to claim 1 , further comprising:

said second IPD capacitance having a first end connected to said RF input node, and a second end;

said third IPD capacitance having a first end connected to said RF output node, and a second end; and

a second IPD inductance formed on said semiconductor circuit substrate, said second IPD inductance being connected between said second end of said second IPD capacitance and said second end of said third IPD capacitance.

9. An RF harmonic filter circuit according to claim 8 , said second IPD inductance being configured as a non-looped conductive trace.

10. An RF harmonic filter circuit according to claim 8 , further comprising an inductance element for establishing a ground connection to said second IPD inductance.

11. An RF harmonic filter circuit according to claim 10 , said second IPD capacitance, said third IPD capacitance, said second IPD inductance, and said inductance element forming a combined third harmonic resonance, fourth harmonic resonance, input matching, and output matching circuit.

12. An RF harmonic filter circuit according to claim 10 , said IPD inductance, said second IPD inductance, said first IPD capacitance, said second IPD capacitance, said third IPD capacitance, and said inductance element being configured to provide a filter response that rejects harmonic frequencies corresponding to a pass band of 824 MHz to 915 MHz.

13. A radio frequency (“RF”) harmonic filter circuit fabricated using integrated passive device (“IPD”) process technology, said RF harmonic filter circuit comprising:

a semiconductor circuit substrate;

a conductive RF input pad formed on said semiconductor circuit substrate;

a conductive RF output pad formed on said semiconductor circuit substrate;

a second harmonic resonance circuit formed on said semiconductor circuit substrate and connected between said conductive RF input pad and said conductive RF output pad, said second harmonic resonance circuit comprising an IPD inductance and a first IPD capacitance;

a combined third harmonic resonance and input matching circuit connected to said conductive RF input pad; and

a combined fourth harmonic resonance and output matching circuit connected to said conductive RF output pad; wherein

said conductive RF input pad, said conductive RF output pad, said IPD inductance, and said first IPD capacitance are all formed during the same semiconductor fabrication process.

14. An RF harmonic filter circuit according to claim 13 , said combined third harmonic resonance and input matching circuit comprising a second IPD capacitance formed on said semiconductor circuit substrate during the same semiconductor fabrication process, and said combined fourth harmonic resonance and output matching circuit comprising a third IPD capacitance formed on said semiconductor circuit substrate during the same semiconductor fabrication process.

15. An RF harmonic filter circuit according to claim 14 , said combined third harmonic resonance and input matching circuit further comprising a first inductance element for establishing a ground connection to said second IPD capacitance; and

said combined fourth harmonic resonance and output matching circuit further comprising a second inductance element for establishing a ground connection to said third IPD capacitance.

16. An RF harmonic filter circuit according to claim 13 , said second harmonic resonance circuit, said combined third harmonic resonance and input matching circuit, and said combined fourth harmonic resonance and output matching circuit being configured to provide a filter response that rejects harmonic frequencies corresponding to a pass band of 1.71 GHz to 1.91 GHz.

17. A radio frequency (“RF”) harmonic filter circuit fabricated using integrated passive device (“IPD”) process technology, said RF harmonic filter circuit comprising:

a semiconductor circuit substrate;

a conductive RF input pad formed on said semiconductor circuit substrate;

a conductive RF output pad formed on said semiconductor circuit substrate;

a second harmonic resonance circuit formed on said semiconductor circuit substrate and connected between said conductive RF input pad and said conductive RF output pad, said second harmonic resonance circuit comprising an IPD inductance and a first IPD capacitance; and

a combined third harmonic resonance, input matching, and output matching circuit connected between said conductive RF input pad and said conductive RF output pad; wherein

said conductive RF input pad, said conductive RF output pad, said IPD inductance, and said first IPD capacitance are all formed during the same semiconductor fabrication process.

18. An RF harmonic filter circuit according to claim 17 , said combined third harmonic resonance, input matching, and output matching circuit comprising a second IPD capacitance formed on said substrate during the same semiconductor fabrication process, a third IPD capacitance formed on said substrate during the same semiconductor fabrication process, and a second IPD inductance formed on said substrate during the same semiconductor fabrication process.

19. An RF harmonic filter circuit according to claim 18 , said second IPD inductance comprising a conductive trace connected between said second IPD capacitance and said third IPD capacitance.

20. An RF harmonic filter circuit according to claim 18 , said combined third harmonic resonance, input matching, and output matching circuit further comprising an inductance element for establishing a ground connection to said third IPD capacitance.

21. An RF harmonic filter circuit according to claim 17 , said second harmonic resonance circuit and said combined third harmonic resonance, input matching, and output matching circuit being configured to provide a filter response that rejects harmonic frequencies corresponding to a pass band of 824 MHz to 915 MHz.

22. A radio frequency (“RF”) harmonic filter circuit fabricated using integrated passive device (“IPD”) process technology, said RF harmonic filter circuit comprising:

a substrate;

a first IPD capacitance formed on said substrate, said first IPD capacitance having an RF input node and an RF output node;

an IPD inductance formed on said substrate, said IPD inductance being connected in parallel with said first IPD capacitance;

a second IPD capacitance formed on said substrate, said second IPD capacitance being connected to said RF input node, and said second IPD capacitance having a first end connected to said RF input node, and a second end;

a third IPD capacitance formed on said substrate, said third IPD capacitance being connected to said RF output node, said third IPD capacitance having a first end connected to said RF output node, and a second end;

a second IPD inductance formed on said substrate, said second IPD inductance being connected between said second end of said second IPD capacitance and said second end of said third IPD capacitance; and

an inductance element for establishing a ground connection to said second IPD inductance; wherein

said IPD inductance, said second IPD inductance, said first IPD capacitance, said second IPD capacitance, said third IPD capacitance, and said inductance element are configured to provide a filter response that rejects harmonic frequencies corresponding to a pass band of 824 MHz to 915 MHz wherein said IPD inductance, said second IPD capacitance, and said third IPD capacitance are all formed during one semiconductor fabrication process.

Assignments (18)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 12, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 041354/0148 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040652/0180 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0225 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0757 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →