IP Library Granted Patent US 7,245,021
Granted Patent B2
US 7,245,021 · App. 11/097,829 · Granted Jul 17, 2007

Micropede stacked die component assembly

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,245,021
App. No.
11/097,829
Granted
Jul 17, 2007
Kind
B2
Abstract

The present invention provides an apparatus for vertically interconnecting semiconductor die, integrated circuit die, or multiple die segments. Metal rerouting interconnects which extend to one or more sides of the die or segment can be optionally added to the die or multi die segment to provide edge bonding pads upon the surface of the die for external electrical connection points. After the metal rerouting interconnect has been added to the die on the wafer, the wafer is optionally thinned and each die or multiple die segment is singulated from the wafer by cutting or other appropriate singulation method. After the die or multiple die segments are singulated or cut from the wafer, insulation is applied to all surfaces of the die or multiple die segments, openings are made in the insulation above the desired electrical connection pads, and the die or multiple die segments are placed on top of one another to form a stack. Vertically adjacent segments in the stack are electrically interconnected by attaching a short flexible bond wire or bond ribbon to the exposed electrical connection pad at the peripheral edges of the die which protrudes horizontally from the die and applying electrically conductive polymer, or epoxy, filaments or lines to one or more sides of the stack.

Claims (12)

1. A high density low parasitic stacked die component assembly comprising: a stack of semiconductor or integrated circuit dies mounted on a substrate and laminated to each other; each die having a conformal, insulating coating having openings above specific connection locations at an edge of a top surface of the die as required by a specific component design; the dies laminated on top of each other with an electrically insulating polymer or epoxy preform; the stack being electrically connected vertically; a vertical conductor comprised of a conductive polymer or conductive epoxy; electrical connections including one or more metallic conducting elements bonded to pad locations on the surface of each die and extending, both physically and electrically from the pad into the vertical conductor so that one end of the metallic conducting element is embedded within the conductive polymer.

2. The assembly as in claim 1 wherein the die have one or more metal rerouting layers to interconnect the original die connection pads with new connection locations at the edge of the top surface of the die.

3. The assembly as in claim 1 wherein the conformal, insulating coating is parylene.

4. The assembly as in claim 1 wherein the conformal, insulating coating is a polymer or plastic.

5. The assembly as in claim 1 wherein the openings in the conformal insulating coating have been formed by laser ablation.

6. The assembly as in claim 1 wherein the electrically insulating polymer or epoxy preform is thermally conductive.

7. The assembly as in claim 1 wherein the electrically insulating polymer preform includes solid spheres to maintain a fixed spacing and separation between the semiconductor die after lamination.

8. The assembly as in claim 1 wherein the semiconductor die are memory die.

9. The assembly as in claim 1 wherein the metallic conducting elements are formed by metal bonding wires or metal bonding ribbon.

10. The assembly as in claim 1 including means for connecting unique signals to one or more of the semiconductor layers in the die stack to program, select, route, or combine specific electrical signals to specific semiconductor die in the stack.

11. The assembly as in claim 9 , wherein the means for connecting unique signals is accomplished by selective removal and non removal of the conformal coating above the die connection pads.

12. The assembly as in claim 9 , wherein the means for connecting unique signals is accomplished by the presence or absence of the metallic conducting elements which connect the die connection pads to the vertical conductors.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: ROYAL BANK OF CANADA
To: TESSERA, INC.; INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.); FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS); INVENSAS CORPORATION; TESSERA ADVANCED TECHNOLOGIES, INC; DTS, INC.; DTS LLC; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
Reel/Frame 052920/0001 →
SECURITY INTEREST Recorded Dec 2, 2016
From: INVENSAS CORPORATION; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; ZIPTRONIX, INC.; DIGITALOPTICS CORPORATION; DIGITALOPTICS CORPORATION MEMS; DTS, LLC; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 040797/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 30, 2013
From: VERTICAL CIRCUITS (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
To: INVENSAS CORPORATION
Reel/Frame 029736/0944 →
CHANGE OF NAME Recorded Jan 24, 2013
From: VERTICAL CIRCUITS SOLUTIONS, INC.
To: VERTICAL CIRCUITS, INC.
Reel/Frame 029686/0255 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2013
From: VERTICAL CIRCUITS, INC.
To: VERTICAL CIRCUITS SOLUTIONS, INC.
Reel/Frame 029683/0797 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 24, 2012
From: VERTICAL CIRCUITS, INC.
To: VERTICAL CIRCUITS (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
Reel/Frame 029186/0755 →