IP Library Granted Patent US 7,106,039
Granted Patent B1
US 7,106,039 · App. 11/119,452 · Granted Sep 12, 2006

Closed loop direct current to direct current converter that does not require voltage reference

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,106,039
App. No.
11/119,452
Granted
Sep 12, 2006
Kind
B1
Abstract

A closed loop DC-to-DC converter circuit that includes an open loop DC-to-DC converter circuit configured to provide charge on its output terminal. A voltage-controlled inverse-resistance component is coupled to the output terminal of the open loop DC-to-DC converter circuit, such that the greater the voltage differential across the component, the lower the resistance provided by the component. A feedback system provides a signal to a control terminal of the open-loop DC-to-DC converter circuit that is dependent on the current provided through the voltage-controlled inverse-resistance component. Specifically, the signal provided by the feedback system causes the open loop DC-to-DC converter circuit to generate more current on the output terminal when there is less current passing through the voltage-controlled inverse-resistance component, and less or no current on the output terminal when there is more current passing through the voltage-controlled inverse-resistance component.

Claims (38)

1. A closed loop DC-to-DC converter circuit comprising the following:

an open loop DC-to-DC converter circuit configured to provide charge on its output terminal;

a voltage-controlled inverse-resistance component coupled between the output terminal of the open loop DC-to-DC converter circuit and a low voltage node; and

a feedback system that is configured to provide a signal to a control terminal of the open loop DC-to-DC converter circuit that is dependent on the current provided through the voltage-controlled inverse-resistance component.

2. A closed loop DC-to-DC converter circuit in accordance with claim 1 , wherein the voltage-controlled inverse-resistance component comprises a reverse-biased diode coupled between the output terminal of the open loop DC-to-DC converter circuit and the low voltage node.

3. A closed loop DC-to-DC converter circuit in accordance with claim 1 , wherein the signal provided by the feedback system causes the open loop DC-to-DC converter circuit to generate more current on the output terminal when there is less current passing through the voltage-controlled inverse-resistance component, and less or no current on the output terminal when there is more current passing through the voltage-controlled inverse-resistance component.

4. A closed loop DC-to-DC converter circuit in accordance with claim 1 , wherein the control terminal is an enable terminal, and the feedback system comprises the following:

a current mirror coupled to the reverse-biased diode so as to proportionately mirror the current passing through the voltage-controlled inverse-resistance component to generate a mirror current;

a current source configured to provide a current; and

a current comparator configured to generate a voltage representing a binary high to the enable terminal if the current provided by the current source is greater than the mirror current, and configured to generate a voltage representing a binary low to the enable terminal if the mirror current is greater than the current provided by the current source.

5. A closed loop DC-to-DC converter circuit in accordance with claim 1 , wherein the control terminal is an analog input terminal, and the feedback system comprises the following:

a current mirror coupled to the voltage-controlled inverse-resistance component so as to proportionately mirror the current passing through the voltage-controlled inverse-resistance component to generate a mirror current that is drawn from the analog input terminal.

6. A closed loop DC-to-DC converter circuit in accordance with claim 2 , wherein the voltage-controlled inverse-resistance component further comprises the following:

at least a first forward-biased diode coupled in series with the reverse-biased diode between the output terminal of the open loop DC-to-DC converter circuit and the low voltage node.

7. A closed loop DC-to-DC converter circuit in accordance with claim 6 , wherein the voltage-controlled inverse-resistance component further comprises:

at least a second forward-biased diode coupled in series with the first forward-biased diode and the reverse-biased diode between the output terminal of the open.

8. A closed loop DC-to-DC converter circuit in accordance with claim 7 , wherein each of the reverse-biased diode, and the first and second forward-biased diode are Metal-Oxide Semiconductor devices.

9. A closed loop DC-to-DC converter circuit in accordance with claim 7 , wherein the at least a second forward-biased diode comprises one or more additional forward-biased diodes in addition to the second forward-biased diode.

10. A closed loop DC-to-DC converter circuit in accordance with claim 6 , wherein the at least the first forward-biased diode is a diode-connected Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET).

11. A closed loop DC-to-DC converter circuit in accordance with claim 6 , wherein the breakdown voltage of the reversed-biased diode has a positive temperature coefficient, and the forward turn on voltage of the first forward-biased diode has a negative temperature coefficient.

12. A closed loop DC-to-DC converter circuit in accordance with claim 11 , wherein the reverse-biased diode is a Metal-Oxide Semiconductor device.

13. A closed loop DC-to-DC converter circuit in accordance with claim 12 , wherein the forward-biased diode is a diode-connected Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET).

14. A closed loop DC-to-DC converter circuit in accordance with claim 11 , wherein the forward-biased diode is a diode-connected Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET).

15. A closed loop DC-to-DC converter circuit in accordance with claim 1 , wherein the control terminal is an enable terminal, and the feedback system provides digital feedback to the enable terminal.

16. A closed loop DC-to-DC converter circuit in accordance with claim 1 , wherein the control terminal is an analog input terminal, and the feedback system provides analog feedback to the enable terminal.

17. A closed loop DC-to-DC converter circuit in accordance with claim 1 , further comprising:

an output capacitor.

18. A closed loop DC-to-DC converter circuit in accordance with claim 1 , wherein the open loop DC-to-DC converter circuit is a voltage multiplier, such as a charge pump.

19. A closed loop DC-to-DC converter circuit comprising the following:

an open loop DC-to-DC converter circuit configured to provide charge on its output terminal;

a voltage-controlled inverse-resistance component coupled in reverse-biased configuration between the output terminal of the open loop DC-to-DC converter circuit and a low voltage node; and

a digital feedback system that is configured to provide a signal representing one binary state if the current passing through the voltage-controlled inverse-resistance component is greater than a threshold value, and representing the opposite binary state if the current passing through the voltage-controlled inverse-resistance component is less than the threshold value.

20. A closed loop DC-to-DC converter circuit in accordance with claim 19 , wherein the open loop DC-to-DC converter circuit is a voltage multiplier, such as a charge pump.

21. A closed loop DC-to-DC converter circuit comprising the following:

an open loop DC-to-DC converter circuit configured to provide charge on its output terminal;

a voltage-controlled inverse-resistance component coupled in reverse-biased configuration between the output terminal of the open loop DC-to-DC converter circuit and a low voltage node; and

an analog feedback system that is configured to provide an analog signal to an analog input terminal of the open loop DC-to-DC converter circuit that is a function of the current passing through the voltage-controlled inverse-resistance component.

22. A closed loop DC-to-DC converter circuit in accordance with claim 21 , wherein the open loop DC-to-DC converter circuit is a voltage multiplier, such as a charge pump.

Assignments (8)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
RELEASE OF SECURITY INTEREST Recorded May 6, 2016
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT AND COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038631/0345 →
RELEASE OF SECURITY INTEREST Recorded May 6, 2016
From: JPMORGAN CHASE BANK, N.A. (ON ITS BEHALF AND ON BEHALF OF ITS PREDECESSOR IN INTEREST, CHASE MANHATTAN BANK)
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038632/0074 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
PURCHASE AGREEMENT DATED 28 FEBRUARY 2009 Recorded Sep 25, 2009
From: AMI SEMICONDUCTOR, INC.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 023282/0465 →
SECURITY AGREEMENT Recorded Jun 23, 2008
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; AMIS HOLDINGS, INC.; AMI SEMICONDUCTOR, INC.; AMIS FOREIGN HOLDINGS INC.; AMI ACQUISITION LLC
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 021138/0070 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 24, 2006
From: SCOTT, GREG; WALSH, JOSEPH J.
To: AMI SEMICONDUCTOR, INC.
Reel/Frame 017981/0158 →