IP Library Granted Patent US 7,177,219
Granted Patent B1
US 7,177,219 · App. 11/187,643 · Granted Feb 13, 2007

Disabling clocked standby mode based on device temperature

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,177,219
App. No.
11/187,643
Granted
Feb 13, 2007
Kind
B1
Abstract

A method and apparatus for controlling a voltage generator of a memory device are provided. A temperature of the memory device is measured. If the measured temperature is outside a threshold temperature range, the memory device is allowed to be placed in a clocked standby mode (CSM), whereby the voltage generator is selectively enabled with a clock signal. If the measured temperature is within a threshold temperature range, the memory device is prevented from being placed in the clocked standby mode (CSM).

Claims (39)

1. A method for controlling a voltage generator for a memory device, the method comprising:

measuring a temperature of the memory device;

if the measured temperature is outside a threshold temperature range, allowing the memory device to be placed in a clocked standby mode (CSM), whereby the voltage generator is selectively enabled with a clock signal; and

if the measured temperature is within a threshold temperature range, preventing the memory device from being placed in the clocked standby mode (CSM).

2. The method of claim 1 , wherein the threshold range is any temperature above a threshold temperature.

3. The method of claim 1 , wherein the period of the clock signal is chosen such that the voltage output by the generator does not fall below a threshold voltage within the period.

4. The method of claim 1 , wherein the temperature range is chosen such that the temperature range includes temperatures at which the clock frequency is above a critical frequency.

5. A memory device comprising:

a voltage generation circuit configured to maintain a voltage;

a control circuit configured to selectively enabled the voltage generation circuit by:

measuring a temperature of the memory device;

if the measured temperature is outside a threshold temperature range, placing the memory device in a clocked standby mode (CSM), whereby the voltage generator is selectively enabled with a clock signal; and

if the measured temperature is within a threshold temperature range, preventing the memory device from being placed in the clocked standby mode (CSM).

6. The memory device of claim 5 , wherein the threshold range is any temperature above a threshold temperature.

7. The memory device of claim 5 , wherein the period of the clock signal is chosen such that the voltage output by the voltage generation circuit does not fall below a threshold voltage within the period.

8. The memory device of claim 5 , wherein the temperature range is chosen such that the temperature range includes temperatures at which the clock frequency is above a critical frequency.

9. A method for controlling a voltage generator for a memory device, the method comprising:

disabling a clocked standby mode (CSM), whereby the voltage generator is selectively enabled in conjunction with a clock signal, if a measured temperature of the memory device is within a threshold temperature range.

10. The method of claim 9 , wherein disabling the clocked standby mode comprises setting the clock signal to a low logic level while the measured temperature of the memory device is within the threshold temperature range.

11. The method of claim 9 , wherein the threshold temperature range is any temperature above a threshold temperature.

12. The method of claim 9 , wherein a period of the clock signal is chosen such that the voltage output by the generator does not fall below a threshold voltage within the period.

13. The method of claim 9 , wherein the threshold temperature range is chosen such that the temperature range includes temperatures at which a clock frequency of the clock signal is above a critical frequency.

14. An integrated circuit, comprising:

a temperature sensor;

a voltage generation circuit; and

control circuitry configured to:

measure a temperature of the integrated circuit with the temperature sensor;

disable a clocked standby mode (CSM), whereby the voltage generation circuit is selectively enabled in conjunction with a clock signal, if a the measured temperature of the integrated circuit is within a threshold temperature range.

15. The integrated circuit of claim 14 , wherein disabling the clocked standby mode comprises setting the clock signal to a low logic level while the measured temperature of the memory device is within the threshold temperature range.

16. The integrated circuit of claim 14 , wherein the threshold temperature range is any temperature above a threshold temperature.

17. The integrated circuit of claim 14 , wherein a period of the clock signal is chosen such that the voltage output by the voltage generation circuit does not fall below a threshold voltage within the period.

18. The integrated circuit of claim 14 , wherein the threshold temperature range is chosen such that the temperature range includes temperatures at which a clock frequency of the clock signal is above a critical frequency.

19. A memory device comprising:

a means for generating a voltage; and

a means for selectively enabling the means for generating by:

measuring a temperature of the memory device;

if the measured temperature is outside a threshold temperature range, placing the memory device in a clocked standby mode (CSM), whereby the means for generating is selectively enabled with a clock signal; and

if the measured temperature is within a threshold temperature range, preventing the memory device from being placed in the clocked standby mode (CSM).

20. The memory device of claim 19 , wherein the temperature range is chosen such that the temperature range includes temperatures at which the clock frequency is above a critical frequency.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 28, 2015
From: INFINEON TECHNOLOGIES AG
To: POLARIS INNOVATIONS LIMITED
Reel/Frame 036701/0926 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2015
From: QIMONDA AG
To: INFINEON TECHNOLOGIES AG
Reel/Frame 035623/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2010
From: INFINEON TECHNOLOGIES AG
To: QIMONDA AG
Reel/Frame 023773/0001 →