IP Library Granted Patent US 7,381,584
Granted Patent B2
US 7,381,584 · App. 11/217,575 · Granted Jun 3, 2008

CMOS image sensor and a method for fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,381,584
App. No.
11/217,575
Granted
Jun 3, 2008
Kind
B2
Abstract

A CMOS image sensor and method for fabricating the same is disclosed that reconditions, repairs and/or protects a surface of a photodiode area and improves characteristics of the image sensor. The method includes forming a photodiode area and a plurality of transistors, implanting a predetermined ion into a surface of the photodiode area, and forming a surface oxide film on the surface of the photodiode area by oxidation. Therefore, it is possible to recover or repair the photodiode surface damaged during various fabrication processes, reduce or minimize surface leakage of the photodiode during subsequent processes, and improve image sensor characteristics by increasing incident light on the photodiode.

Claims (27)

1. A method for fabricating a CMOS image sensor comprising the steps of:

forming a photodiode area and a plurality of transistors in and/or on a semiconductor substrate;

implanting a predetermined ion comprising a Group IVA element into a surface of the photodiode area; and

forming a surface oxide film on the surface of the photodiode area by oxidation.

2. The method according to claim 1 , wherein the surface oxide film on the photodiode area has a curvature.

3. The method according to claim 1 , wherein the surface oxide film is permanent.

4. The method according to claim 1 , further comprising, before the step of implanting a predetermined ion into the surface of the photodiode area, removing a barrier oxide film used during the step of forming the photodiode area and the transistors.

5. The method according to claim 1 , further comprising, before the step of implanting the predetermined ion into the surface of the photodiode area, depositing and patterning a photoresist to expose the photodiode area only.

6. The method according to claim 1 , wherein the predetermined ion comprises germanium.

7. The method according to claim 1 , wherein the step of implanting the predetermined ion into the surface of the photodiode area is performed at an ion implantation energy of 10KeV to 20KeV.

8. The method according to claim 1 , wherein said photodiode area comprises a P-N junction.

9. The method according to claim 1 , wherein said Group IVA element comprises silicon.

10. The method according to claim 1 , wherein gates of said plurality of transistors are formed before said photodiode area.

11. A method for fabricating a CMOS image sensor comprising the steps of:

forming a photodiode area on or in a surface of a semiconductor substrate;

implanting a lattice dislocation ion comprising a Group IVA element into the photodiode area; and

forming an oxide film on the photodiode area under conditions sufficient to repair dislocations resulting from the implanting step.

12. The method of claim 11 , wherein forming the oxide film comprises thermally oxidizing a surface of the photodiode area.

13. The method of claim 11 , wherein the oxide film has a non-uniform thickness.

14. The method of claim 13 , wherein the oxide film has a convex surface.

15. The method of claim 13 , wherein the oxide film focuses incident light on the photodiode.

16. The method of claim 11 , wherein the semiconductor substrate has a barrier film thereon during the photodiode forming step, and the method further comprises removing the barrier film before the step of implanting the lattice dislocation ion.

17. The method of claim 11 , wherein the lattice dislocation ion is implanted at an energy of 10KeV to 20KeV.

18. The method according to claim 11 , wherein said Group IVA element comprises germanium.

19. The method according to claim 11 , wherein said photodiode area comprises a P-N junction.

20. The method according to claim 11 , wherein said Group IVA element comprises silicon.

21. The method according to claim 11 , wherein gates of said plurality of transistors are formed before said photodiode area.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2019
From: DB HITEK CO., LTD.
To: COLUMBA TECHNOLOGIES INC.
Reel/Frame 049709/0857 →
CHANGE OF NAME Recorded Nov 30, 2017
From: DONGBU HITEK CO., LTD.
To: DB HITEK CO., LTD
Reel/Frame 044555/0913 →
MERGER AND CHANGE OF NAME Recorded Nov 29, 2017
From: DONGBU ELECTRONICS CO., LTD.; DONGBU HITEK CO., LTD.
To: DONGBU HITEK CO., LTD.
Reel/Frame 044533/0523 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR PREVIOUSLY RECORDED ON REEL 017654 FRAME 0078. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNOR SHOULD BE "DONGBUANAM SEMICONDUCTOR INC.". Recorded Jun 22, 2006
From: DONGBUANAM SEMICONDUCTOR INC.
To: DONGBU ELECTRONICS CO., LTD.
Reel/Frame 017829/0911 →
CHANGE OF NAME Recorded May 22, 2006
From: DONGANAM SEMICONDUCTOR INC.
To: DONGBU ELECTRONICS CO., LTD.
Reel/Frame 017654/0078 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 31, 2005
From: LIM, KEUN HYUK
To: DONGBUANAM SEMICONDUCTOR INC.
Reel/Frame 016952/0199 →