IP Library Granted Patent US 7,179,309
Granted Patent B2
US 7,179,309 · App. 11/266,632 · Granted Feb 20, 2007

Surface mount chip capacitor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,179,309
App. No.
11/266,632
Granted
Feb 20, 2007
Kind
B2
Abstract

The surface mount chip capacitor of the present invention includes a wire and a conductive powder element electrically connected to the wire. The surface mount chip capacitor has insulative material surrounding at least a portion of the conductive powder element and the wire extending from the conductive powder element. A first terminal is formed on the surface mount chip capacitor at the first end surface of the wire and a second terminal is formed by being electrically connected to the conductive powder element. The surface mount chip capacitor of the present invention is created by methods which include the steps of forming a wire and placing conductive powder upon the wire. An embodiment of the present invention, presses the wire from a foil sheet and electrophoretically depositing the conductive powder element upon the wire.

Claims (35)

1. A method of creating a surface mount chip capacitor comprising:

forming a wire having opposite first and second ends;

forming a conductive powder element upon the wire covering the second end, the conductive powder element having a cathode end and an anode end;

applying an insulation material in covering relation over the anode end, whereby the wire extends through and has a portion protruding from the insulation material;

applying an anode layer of conductive material onto the wire and over the insulation material adjacent the anode end of the conductive powder element so that the conductive material is in electrical contact with the wire first end and the wire first end protrudes beyond the material;

attaching a conductive anode termination cap in covering relation over, and in contact with, the anode layer of conductive material and the first end of the wire, whereby electrical continuity is achieved from the anode end of the powder element, through the wire and the anode layer of conductive material to the anode termination cap;

applying a layer of conductive material over at least a portion of the cathode end of the conductive powder element; and

attaching a conductive cathode termination cap in covering relation over, and in electrical contact with, the cathode end of the conductive powder element.

2. The method of claim 1 wherein the wire is formed by pressing foil.

3. The method of claim 2 further comprising arranging the foil for acceptance into a reel to reel process.

4. The method of claim 3 further comprising masking the foil for application of the powder element onto the wire.

5. The method of claim 4 further comprising electrophoretically depositing the powder element upon the wire.

6. The method of claim 5 wherein the powder element is from the group consisting of: Ta, Nb, Hf, Zr, Ti, V, W, Be, and Al.

7. The method of claim 5 wherein the powder element is a substrate of a metal from the group consisting of: Ta, Nb, Hf, Zr, Ti, V, W, Be, and Al.

8. The method of claim 5 wherein the conductive powder element has a density between 3–8 g/cc.

9. The method of claim 5 wherein the conductive powder element has a capacitance-voltage between 10 CV and 150 KCV.

10. A method of forming a surface mount chip capacitor, comprising:

providing a wire having first and second ends;

forming a conductive element around the wire while leaving an end of the wire exposed;

applying an insulative layer over a portion of the conductive element while leaving the wire end extending beyond the insulative layer;

applying first and second terminals at opposite ends of the capacitor, with the terminals being separated by the insulative layer and one of the terminals covering and contacting the wire end; and

the terminals and insulative layer sharing a common outer perimeter.

11. The method of claim 10 further comprising surrounding the first end of the wire with the conductive element.

12. The method of claim 10 further comprising encapsulating the conductive element with a dielectric film.

13. The method of claim 12 further comprising providing a counter electrode layer around a first portion of the film.

14. The method of claim 13 further comprising providing an insulative coating over a second portion of the film.

15. The method of claim 14 wherein the insulative layer covers the insulative coating and partially surrounds the counter electrode layer.

16. The method of claim 10 further comprising providing an anode between the insulative layer and the second terminal.

17. The method of claim 10 wherein the wire is arranged for acceptance in a reel to reel process.

18. The method of claim 10 further comprising masking the wire for applications of the conductive element.

19. The method of claim 10 further comprising electrophoretically depositing the conductive element upon the wire.

20. The method of claim 10 wherein the conductive element is from the group consisting of: Ta, Nb, Hf, Zr, Ti, V, W, Be, and Al.

21. The method of claim 10 wherein the conductive element is a substrate of a metal from the group consisting of: Ta, Nb, Hf, Zr, Ti, V, W, Be, and Al.

22. The method of claim 10 wherein the conductive element has a density between 3–8 g/cc.

23. The method of claim 10 wherein the conductive element has a capacitance-voltage between 10 CV and 150 KCV.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Jul 17, 2019
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: VISHAY DALE ELECTRONICS, INC.; DALE ELECTRONICS, INC.; VISHAY INTERTECHNOLOGY, INC.; SILICONIX INCORPORATED; VISHAY SPRAGUE, INC.; VISHAY TECHNO COMPONENTS, LLC; VISHAY EFI, INC.; VISHAY VITRAMON, INC.; SPRAGUE ELECTRIC COMPANY
Reel/Frame 049826/0312 →
SECURITY AGREEMENT Recorded Jan 21, 2011
From: VISHAY INTERTECHNOLOGY, INC.; VISHAY DALE ELECTRONICS, INC.; SILICONIX INCORPORATED; VISHAY SPRAGUE, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 025675/0001 →
RELEASE OF SECURITY INTEREST Recorded Dec 14, 2010
From: COMERICA BANK, AS AGENT, A TEXAS BANKING ASSOCIATION (FORMERLY A MICHIGAN BANKING CORPORATION)
To: VISHAY SPRAGUE, INC., SUCCESSOR-IN-INTEREST TO VISHAY EFI, INC. AND VISHAY THIN FILM, LLC, A DELAWARE CORPORATION; VISHAY DALE ELECTRONICS, INC., A DELAWARE CORPORATION; VISHAY INTERTECHNOLOGY, INC., A DELAWARE CORPORATION; SILICONIX INCORPORATED, A DELAWARE CORPORATION; VISHAY MEASUREMENTS GROUP, INC., A DELAWARE CORPORATION; VISHAY GENERAL SEMICONDUCTOR, LLC, F/K/A GENERAL SEMICONDUCTOR, INC., A DELAWARE LIMITED LIABILITY COMPANY; VISHAY VITRAMON, INCORPORATED, A DELAWARE CORPORATION; YOSEMITE INVESTMENT, INC., AN INDIANA CORPORATION
Reel/Frame 025489/0184 →
SECURITY AGREEMENT Recorded Mar 2, 2010
From: VISHAY SPRAGUE, INC., SUCCESSOR IN INTEREST TO VISHAY EFI, INC. AND VISHAY THIN FILM, LLC; VISHAY DALE ELECTRONICS, INC.; VISHAY INTERTECHNOLOGY, INC.; SILICONIX INCORPORATED; VISHAY MEASUREMENTS GROUP, INC.
To: COMERICA BANK, AS AGENT
Reel/Frame 024006/0515 →