IP Library Granted Patent US 7,569,884
Granted Patent B2
US 7,569,884 · App. 11/319,481 · Granted Aug 4, 2009

LDMOS transistor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,569,884
App. No.
11/319,481
Granted
Aug 4, 2009
Kind
B2
Abstract

A lateral DMOS transistor having a uniform distribution of channel impurity concentration includes a drift region of a first conductivity; a body of a second conductivity, the body being disposed in the drift region and has a channel thereon; and a source region of the first conductivity, the source region being disposed within the body and having an upper region surrounded by a first impurity region of the first conductivity.

Claims (23)

1. A lateral double-diffused MOS transistor, comprising:

a drift region having a first conductivity;

a body having a second conductivity, said body being disposed in the drift region and having a channel thereon;

a source region having the first conductivity, said source region being disposed within said body and having an upper region surrounded by a first impurity region having the first conductivity;

an extended drain region having the first conductivity, said extended drain region being disposed in said drift region and separated from said body;

a drain region having the first conductivity, said drain region being disposed in said extended drain region;

a gate isolating layer and a gate conducting layer sequentially formed atop the channel occurring in said body; and

a second impurity region having the first conductivity, said second impurity region being disposed between the channel and the extended drain region, wherein an end portion of the second impurity region overlaps an end portion of the channel.

2. The lateral double-diffused MOS transistor according to claim 1 , wherein the first impurity region has a lower impurity concentration than that of said source region.

3. The lateral double-diffused MOS transistor according to claim 1 , wherein said second impurity region has an impurity concentration higher than that of said drift region.

4. The lateral double-diffused MOS transistor according to claim 1 , wherein the first conductivity is n-type and wherein the second conductivity is p-type.

5. The lateral double-diffused MOS transistor according to claim 1 , wherein said drift region is formed by a semiconductor substrate having the first conductivity.

6. A method of manufacturing a lateral double-diffused MOS transistor, comprising:

providing a drift region having a first conductivity;

providing a body having a second conductivity, said body being disposed in the drift region and having a channel thereon;

providing a source region having the first conductivity, said source region being disposed within said body and having an upper region surrounded by a first impurity region of the first conductivity;

providing an extended drain region having the first conductivity, said extended drain region being disposed in said drift region and separated from said body;

providing a drain region having the first conductivity, said drain region being disposed in said extended drain region;

providing a gate isolating layer and a gate conducting layer sequentially formed atop the channel occurring in said body; and

providing a second impurity region having the first conductivity, said second impurity region being disposed between the channel and the extended drain region, wherein an end portion of the second impurity region overlaps an end portion of the channel.

7. The method of claim 6 , wherein the first impurity region has a lower impurity concentration than that of said source region.

8. The method of claim 6 , wherein the first conductivity is n-type and wherein the second conductivity is p-type.

9. The method of claim 6 , wherein said drift region is formed by a semiconductor substrate having the first conductivity.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 5, 2020
From: COLUMBA TECHNOLOGIES, INC.
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 052845/0474 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2019
From: DB HITEK CO., LTD.
To: COLUMBA TECHNOLOGIES INC.
Reel/Frame 049709/0857 →
CHANGE OF NAME Recorded Nov 30, 2017
From: DONGBU HITEK CO., LTD.
To: DB HITEK CO., LTD
Reel/Frame 044555/0913 →
MERGER AND CHANGE OF NAME Recorded Nov 29, 2017
From: DONGBU ELECTRONICS CO., LTD.; DONGBU HITEK CO., LTD.
To: DONGBU HITEK CO., LTD.
Reel/Frame 044533/0523 →