IP Library Granted Patent US 7,692,272
Granted Patent B2
US 7,692,272 · App. 11/334,504 · Granted Apr 6, 2010

Electrically rewritable non-volatile memory element and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,692,272
App. No.
11/334,504
Granted
Apr 6, 2010
Kind
B2
Abstract

A non-volatile memory element comprises a bottom electrode 12 ; a top electrode 15 ; and a recording layer 13 containing phase change material and a block layer 14 that can block phase change of the recording layer 13 , provided between the bottom electrode 12 and the top electrode 15 . The block layer 14 is constituted of material having an electrical resistance that is higher than that of material constituting the recording layer 13 . The block layer 14 suppresses the radiation of heat towards the top electrode 15 and greatly limits the phase change region when a write current is applied. The result is a high heating efficiency. The top electrode 15 itself can be used to constitute a bit line, or a separate bit line can be provided.

Claims (30)

1. A non-volatile memory element comprising:

a bottom electrode;

a top electrode;

a recording layer formed on the bottom electrode, the recording layer making a phase change between an amorphous phase state and a crystalline phase state to represent high resistance in the amorphous phase state and low resistance in the crystalline phase state; and

a block layer provided between the recording layer and the top electrode,

wherein the block layer is constituted of a second phase change material having an electrical resistance that is higher than that of a first phase change material constituting the recording layer so that the block layer makes substantially no change in phase irrespective of occurrence of the phase change of the recoding layer between the amorphous phase state and the crystalline phase state.

2. The non-volatile memory element as claimed in claim 1 , wherein the block layer is constituted of phase change material having a composition that differs from that of phase change material constituting the recording layer.

3. The non-volatile memory element as claimed in claim 2 , wherein the phase change material constituting the block layer has a crystallization temperature that is higher than a crystallization temperature of phase change material constituting the recording layer.

4. The non-volatile memory element as claimed in claim 3 , wherein the phase change material constituting the block layer is in an amorphous state.

5. The non-volatile memory element as claimed in claim 2 , wherein the block layer is constituted of phase change material having a principal component that is identical to that of the phase change material constituting the recording layer but with a different amount of added impurity.

6. The non-volatile memory element as claimed in claim 2 , wherein the block layer is constituted of phase change material having a principal component that differs from that of phase change material constituting the recording layer.

7. The non-volatile memory element as claimed in claim 1 , wherein the electrical resistance of the block layer increases steplessly or in stages, going from the recording layer side to the top electrode side.

8. The non-volatile memory element as claimed in claim 1 , wherein the block layer and the top electrode are in contact.

9. The non-volatile memory element as claimed in claim 1 , wherein the recording layer and the block layer are in contact.

10. The non-volatile memory element as claimed in claim 1 , wherein the top electrode functions as a bit line.

11. The non-volatile memory element as claimed in claim 1 , further comprising a bit line connected to the top electrode.

12. The non-volatile memory element as claimed in claim 1 , wherein the block layer and the recording layer include nitrogen impurity.

13. A non-volatile memory element comprising:

a bottom electrode;

a top electrode;

a first and a second phase change material layers provided in that order between the bottom electrode and the top electrode, wherein

the first phase change material layer is formed on the bottom electrode and is configured to make a phase change between an amorphous phase state and a crystalline phase state to represent high resistance in the amorphous phase state and low resistance in the crystalline phase state,

the second phase change material layer is provided between the first phase change material layer and the top electrode,

the phase change material constituting the second phase change material layer has an electrical resistance that is higher than that of the phase change material constituting the first phase change material layer so that the second phase change material layer makes substantially no change in phase irrespective of occurrence of the phase change of the first phase change material layer between the amorphous phase state and the crystalline phase state.

14. The non-volatile memory element as claimed in claim 13 , wherein the phase change material constituting the second phase change material layer is in an amorphous state.

15. A memory device comprising:

a plurality of phase change memory elements, each of the phase change memory elements comprising a bottom electrode, a first phase change layer, a second phase change layer, and a top electrode, the first phase change layer formed on the bottom electrode and making a phase change between an amorphous phase state and a crystalline phase state to represent high resistance in the amorphous phase state and low resistance in the crystalline phase state, the second phase change layer being between the first phase change layer and the top electrode and constituted of a second phase change material having an electrical resistance that is higher than that of a first phase change material constituting the first phase change layer so that the second phase change layer makes substantially no change in phase irrespective of occurrence of the phase change of the first phase change layer between the amorphous phase state and the crystalline phase state; and

a wiring layer interconnecting the top electrodes of the phase change memory elements to one another.

16. The device as claimed in claim 15 , wherein the top electrodes of the phase change memory elements are extended continuously to be in contact with one another to thereby serve as at least a part of the wiring layer, the first phase change layers of the phase change memory elements being extended continuously to be in contact with one another, and the second phase change layers of the phase change memory elements are extended continuously to be in contact with one another.

17. The device as claimed in claim 15 , wherein the top electrodes of the phase change memory elements are formed separately from one another, the first phase change layers of the phase change memory elements being formed separately from one another, and the second phase change layers are formed separately from one another.

Assignments (12)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 9, 2014
From: ELPIDA MEMORY, INC.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 032645/0422 →
RELEASE OF SECURITY INTEREST Recorded Feb 24, 2014
From: APPLE, INC
To: ELPIDA MEMORY, INC.
Reel/Frame 032331/0637 →
SECURITY AGREEMENT Recorded May 15, 2012
From: ELPIDA MEMORY, INC.
To: APPLE INC.
Reel/Frame 028209/0477 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 27, 2006
From: OVONYX INC.
To: ELPIDA MEMORY, INC.
Reel/Frame 018139/0016 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2006
From: ASANO, ISAMU; SATO, NATSUKI; CZUBATYJ, WOLODYMYR; FOURNIER, JEFFREY P.
To: ELPIDA MEMORY, INC.; OVONYX INC.
Reel/Frame 017866/0387 →