IP Library Granted Patent US 7,800,429
Granted Patent B2
US 7,800,429 · App. 11/336,158 · Granted Sep 21, 2010

Temperature insensitive reference circuit for use in a voltage detection circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,800,429
App. No.
11/336,158
Granted
Sep 21, 2010
Kind
B2
Abstract

A simple voltage detection circuit has few circuit elements, but provides a voltage output that is substantially temperature insensitive. The voltage detection circuit includes a diode-connected transistor, a cascode-connected transistor, as well as first and second resistors coupled between ground and a ramped power supply voltage. The diode-connected transistor exhibits a negative temperature coefficient. The on resistance of the cascode-connected transistor increases with temperature and thus the voltage dropped across the cascode-connected transistor also increases with temperature. By correctly sizing the cascode-connected device, the negative and positive temperature coefficients of the diode-connected and cascode-connected devices can be substantially cancelled out.

Claims (34)

1. A temperature compensated reference circuit operable throughout linear, saturated and sub-threshold regions for use in a voltage detection circuit comprising:

a cascode-connected transistor wherein the cascode-connected transistor includes a gate having a fixed voltage and is biased in a linear region;

a diode-connected transistor;

a first resistor; and

a second resistor,

wherein the cascode-connected transistor, the diode-connected transistor, the first resistor, and the second resistor are coupled in series between a first source of power supply voltage and a second source of power supply voltage, and

wherein the diode-connected transistor has a negative temperature coefficient, the resistance of the cascode-connected transistor has a positive temperature coefficient, and the size of the cascode-connected transistor is selected to substantially cancel the temperature coefficient of the detection circuit,

wherein a voltage output of the voltage detection circuit comprises the junction of the first and second resistors; and

wherein the cascode-connected transistor comprises a gate coupled directly to VDD.

2. The reference circuit of claim 1 wherein the first source of power supply voltage comprises VDD.

3. The reference circuit of claim 1 wherein the first source of power supply voltage comprises a ramping voltage level between ground and VDD.

4. The reference circuit of claim 1 wherein the second source of power supply voltage comprises ground.

5. The reference circuit of claim 1 wherein the voltage output provides a detection voltage of about one volt or less.

6. The reference circuit of claim 1 wherein the cascode-connected transistor comprises an N-channel transistor.

7. The reference circuit of claim 6 wherein a body connection of the N-channel transistor is coupled to ground.

8. The reference circuit of claim 1 wherein the diode-connected transistor comprises an N-channel transistor.

9. The reference circuit of claim 8 wherein a body connection of the N-channel transistor is coupled to ground.

10. A method for providing a temperature compensated reference voltage throughout linear, saturated and sub-threshold regions comprising:

providing a cascode-connected transistor wherein the cascode-connected transistor includes a gate having a fixed voltage and is biased in a linear region;

providing a diode-connected transistor;

providing a first resistor;

providing a second resistor;

coupling the cascode-connected transistor, the diode-connected transistor, the first resistor, and the second resistor in series between a first source of power supply voltage and a second source of power supply voltage;

selecting the size of the cascode-connected transistor to substantially cancel the temperature coefficient of the detection circuit; and

providing a voltage output at the junction of the first and second resistors,

wherein the cascode-connected transistor comprises a gate directly coupled to VDD.

11. The method of claim 10 wherein the first source of power supply voltage comprises VDD.

12. The method of claim 10 wherein the first source of power supply voltage comprises a ramping voltage level between ground and VDD.

13. The method of claim 10 wherein the second source of power supply voltage comprises ground.

14. The method of claim 10 wherein the voltage output provides a detection voltage of about one volt or less.

15. The method of claim 10 wherein the cascode-connected transistor comprises an N-channel transistor.

16. The method of claim 15 wherein a body connection of the N-channel transistor is coupled to ground.

17. The method of claim 10 wherein the diode-connected transistor comprises an N-channel transistor.

18. The method of claim 17 wherein a body connection of the N-channel transistor is coupled to ground.

Assignments (10)
CHANGE OF NAME Recorded Aug 5, 2024
From: CAES COLORADO SPRINGS LLC
To: FRONTGRADE COLORADO SPRINGS LLC
Reel/Frame 068326/0038 →
SECURITY INTEREST Recorded Jan 9, 2023
From: CAES COLORADO SPRINGS LLC; COBHAM ADVANCED ELECTRONIC SOLUTIONS INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 062337/0939 →
ENTITY CONVERSION Recorded Aug 22, 2022
From: COBHAM COLORADO SPRINGS INC.
To: CAES COLORADO SPRINGS LLC
Reel/Frame 061299/0490 →
ENTITY CONVERSION Recorded Aug 22, 2022
From: COBHAM COLORADO SPRINGS INC.
To: CAES COLORADO SPRINGS LLC
Reel/Frame 061299/0532 →
CHANGE OF NAME Recorded Apr 7, 2021
From: AEROFLEX COLORADO SPRINGS, INC.
To: COBHAM COLORADO SPRINGS INC.
Reel/Frame 055847/0958 →
RELEASE OF PATENT SECURITY INTEREST Recorded Sep 12, 2014
From: JPMRGAN CHASE BANK, N.A.
To: AEROFLEX INCORPORATED; AEROFLEX/WEINSCHEL, INC.; AEROFLEX COLORADO SPRINGS, INC.; AEROFLEX MICROELECTRONIC SOLUTIONS, INC.; AEROFLEX PLAINVIEW, INC.; AEROFLEX SYSTEMS GROUP, INC.; AEROFLEX WICHITA, INC.
Reel/Frame 033728/0942 →
SECURITY AGREEMENT Recorded Jun 10, 2011
From: AEROFLEX INCORPORATED; AEROFLEX/WEINSCHEL, INC.; AEROFLEX COLORADO SPRINGS, INC.; AEROFLEX MICROELECTRONIC SOLUTIONS, INC.; AEROFLEX PLAINVIEW, INC.; AEROFLEX SYSTEMS GROUP, INC.; AEROFLEX WICHITA, INC.
To: JPMORGAN CHASE BANK, NA, AS COLLATERAL AGENT
Reel/Frame 026422/0719 →
RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY COLLATERAL Recorded May 9, 2011
From: GOLDMAN SACHS CREDIT PARTNERS, L.P., AS COLLATERAL AGENT
To: AEROFLEX COLORADO SPRINGS, INC.
Reel/Frame 026247/0469 →
SECURITY AGREEMENT Recorded Sep 17, 2007
From: AEROFLEX COLORADO SPRINGS, INC.
To: GOLDMAN SACHS CREDIT PARTNERS, L.P., AS COLLATERAL AGENT
Reel/Frame 019834/0442 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 20, 2006
From: VON THUN, MATTHEW
To: AEROFLEX COLORADO SPRINGS INC.
Reel/Frame 017502/0249 →